| /arch/mips/include/asm/ |
| D | fpu_emulator.h | 43 #define MIPS_FPU_EMU_INC_STATS(M) \ argument
51 #define MIPS_FPU_EMU_INC_STATS(M) do { } while (0) argument
|
| /arch/frv/kernel/ |
| D | irq-mb93091.c | 30 #define __set_IMR(M) do { __reg16(0xffc00004) = (M); wmb(); } while(0) argument
32 #define __clr_IFR(M) do { __reg16(0xffc0000c) = ~(M); wmb(); } while(0) argument
|
| D | irq-mb93093.c | 30 #define __set_IMR(M) do { __reg16(0x0a) = (M); wmb(); } while(0) argument
32 #define __clr_IFR(M) do { __reg16(0x02) = ~(M); wmb(); } while(0) argument
|
| /arch/mips/lantiq/xway/ |
| D | clk-xway.c | 112 static inline unsigned int mash_dsm(int pll, unsigned int M, unsigned int N, in mash_dsm()
121 static inline unsigned int ssff_dsm_1(int pll, unsigned int M, unsigned int N, in ssff_dsm_1()
130 static inline unsigned int ssff_dsm_2(int pll, unsigned int M, unsigned int N, in ssff_dsm_2()
140 static inline unsigned int dsm(int pll, unsigned int M, unsigned int N, in dsm()
|
| /arch/arm/include/asm/ |
| D | hw_breakpoint.h | 101 #define ARM_DBG_READ(M, OP2, VAL) do {\ argument
105 #define ARM_DBG_WRITE(M, OP2, VAL) do {\ argument
|
| /arch/arm/mach-pxa/ |
| D | pxa27x.c | 79 unsigned int l, L, m, M, n2, N, S; in pxa27x_get_clk_frequency_khz() local
121 unsigned int l, L, m, M; in clk_pxa27x_mem_getrate() local
|
| D | pxa25x.c | 68 unsigned int l, L, m, M, n2, N; in pxa25x_get_clk_frequency_khz() local
|
| /arch/sh/math-emu/ |
| D | math.c | 68 #define CMP_X(SZ,R,M,N) do{ \ argument
72 #define EQ_X(SZ,R,M,N) do{ \ argument
99 #define ARITH_X(SZ,OP,M,N) do{ \ argument
|
| /arch/arm/kernel/ |
| D | hw_breakpoint.c | 55 #define READ_WB_REG_CASE(OP2, M, VAL) \ argument
60 #define WRITE_WB_REG_CASE(OP2, M, VAL) \ argument
|
| /arch/mips/math-emu/ |
| D | cp1emu.c | 1393 #define FPU_STAT_CREATE(M) \ in debugfs_fpuemu() argument
|
| /arch/powerpc/kernel/ |
| D | align.c | 45 #define M 0x10 /* multiple load/store */ macro
|
| /arch/ia64/kernel/ |
| D | kprobes.c | 45 enum instruction_type {A, I, M, F, B, L, X, u}; enumerator
|
| /arch/mips/mm/ |
| D | uasm.c | 82 #define M(a, b, c, d, e, f) \ macro
|
| /arch/sparc/kernel/ |
| D | traps_64.c | 1059 #define M 147 macro
|
| /arch/powerpc/xmon/ |
| D | ppc-opc.c | 1610 #define M(op, rc) (OP (op) | ((rc) & 1)) macro
|
| /arch/arm/mach-msm/include/mach/ |
| D | iommu_hw-8xxx.h | 1136 #define M (M_MASK << M_SHIFT) macro
|