• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 /*
2  *  include/asm-s390/processor.h
3  *
4  *  S390 version
5  *    Copyright (C) 1999 IBM Deutschland Entwicklung GmbH, IBM Corporation
6  *    Author(s): Hartmut Penner (hp@de.ibm.com),
7  *               Martin Schwidefsky (schwidefsky@de.ibm.com)
8  *
9  *  Derived from "include/asm-i386/processor.h"
10  *    Copyright (C) 1994, Linus Torvalds
11  */
12 
13 #ifndef __ASM_S390_PROCESSOR_H
14 #define __ASM_S390_PROCESSOR_H
15 
16 #include <linux/linkage.h>
17 #include <linux/irqflags.h>
18 #include <asm/cpu.h>
19 #include <asm/page.h>
20 #include <asm/ptrace.h>
21 #include <asm/setup.h>
22 
23 #ifdef __KERNEL__
24 /*
25  * Default implementation of macro that returns current
26  * instruction pointer ("program counter").
27  */
28 #define current_text_addr() ({ void *pc; asm("basr %0,0" : "=a" (pc)); pc; })
29 
get_cpu_id(struct cpuid * ptr)30 static inline void get_cpu_id(struct cpuid *ptr)
31 {
32 	asm volatile("stidp %0" : "=Q" (*ptr));
33 }
34 
35 extern void s390_adjust_jiffies(void);
36 extern int get_cpu_capability(unsigned int *);
37 extern const struct seq_operations cpuinfo_op;
38 extern int sysctl_ieee_emulation_warnings;
39 
40 /*
41  * User space process size: 2GB for 31 bit, 4TB or 8PT for 64 bit.
42  */
43 #ifndef __s390x__
44 
45 #define TASK_SIZE		(1UL << 31)
46 #define TASK_UNMAPPED_BASE	(1UL << 30)
47 
48 #else /* __s390x__ */
49 
50 #define TASK_SIZE_OF(tsk)	((tsk)->mm->context.asce_limit)
51 #define TASK_UNMAPPED_BASE	(test_thread_flag(TIF_31BIT) ? \
52 					(1UL << 30) : (1UL << 41))
53 #define TASK_SIZE		TASK_SIZE_OF(current)
54 
55 #endif /* __s390x__ */
56 
57 #ifdef __KERNEL__
58 
59 #ifndef __s390x__
60 #define STACK_TOP		(1UL << 31)
61 #define STACK_TOP_MAX		(1UL << 31)
62 #else /* __s390x__ */
63 #define STACK_TOP		(1UL << (test_thread_flag(TIF_31BIT) ? 31:42))
64 #define STACK_TOP_MAX		(1UL << 42)
65 #endif /* __s390x__ */
66 
67 
68 #endif
69 
70 #define HAVE_ARCH_PICK_MMAP_LAYOUT
71 
72 typedef struct {
73         __u32 ar4;
74 } mm_segment_t;
75 
76 /*
77  * Thread structure
78  */
79 struct thread_struct {
80 	s390_fp_regs fp_regs;
81 	unsigned int  acrs[NUM_ACRS];
82         unsigned long ksp;              /* kernel stack pointer             */
83 	mm_segment_t mm_segment;
84 	unsigned long gmap_addr;	/* address of last gmap fault. */
85 	struct per_regs per_user;	/* User specified PER registers */
86 	struct per_event per_event;	/* Cause of the last PER trap */
87         /* pfault_wait is used to block the process on a pfault event */
88 	unsigned long pfault_wait;
89 	struct list_head list;
90 };
91 
92 typedef struct thread_struct thread_struct;
93 
94 /*
95  * Stack layout of a C stack frame.
96  */
97 #ifndef __PACK_STACK
98 struct stack_frame {
99 	unsigned long back_chain;
100 	unsigned long empty1[5];
101 	unsigned long gprs[10];
102 	unsigned int  empty2[8];
103 };
104 #else
105 struct stack_frame {
106 	unsigned long empty1[5];
107 	unsigned int  empty2[8];
108 	unsigned long gprs[10];
109 	unsigned long back_chain;
110 };
111 #endif
112 
113 #define ARCH_MIN_TASKALIGN	8
114 
115 #define INIT_THREAD {							\
116 	.ksp = sizeof(init_stack) + (unsigned long) &init_stack,	\
117 }
118 
119 /*
120  * Do necessary setup to start up a new thread.
121  */
122 #define start_thread(regs, new_psw, new_stackp) do {			\
123 	regs->psw.mask	= psw_user_bits | PSW_MASK_EA | PSW_MASK_BA;	\
124 	regs->psw.addr	= new_psw | PSW_ADDR_AMODE;			\
125 	regs->gprs[15]	= new_stackp;					\
126 } while (0)
127 
128 #define start_thread31(regs, new_psw, new_stackp) do {			\
129 	regs->psw.mask	= psw_user_bits | PSW_MASK_BA;			\
130 	regs->psw.addr	= new_psw | PSW_ADDR_AMODE;			\
131 	regs->gprs[15]	= new_stackp;					\
132 	__tlb_flush_mm(current->mm);					\
133 	crst_table_downgrade(current->mm, 1UL << 31);			\
134 	update_mm(current->mm, current);				\
135 } while (0)
136 
137 /* Forward declaration, a strange C thing */
138 struct task_struct;
139 struct mm_struct;
140 struct seq_file;
141 
142 /* Free all resources held by a thread. */
143 extern void release_thread(struct task_struct *);
144 extern int kernel_thread(int (*fn)(void *), void * arg, unsigned long flags);
145 
146 /* Prepare to copy thread state - unlazy all lazy status */
147 #define prepare_to_copy(tsk)	do { } while (0)
148 
149 /*
150  * Return saved PC of a blocked thread.
151  */
152 extern unsigned long thread_saved_pc(struct task_struct *t);
153 
154 extern void show_code(struct pt_regs *regs);
155 
156 unsigned long get_wchan(struct task_struct *p);
157 #define task_pt_regs(tsk) ((struct pt_regs *) \
158         (task_stack_page(tsk) + THREAD_SIZE) - 1)
159 #define KSTK_EIP(tsk)	(task_pt_regs(tsk)->psw.addr)
160 #define KSTK_ESP(tsk)	(task_pt_regs(tsk)->gprs[15])
161 
stap(void)162 static inline unsigned short stap(void)
163 {
164 	unsigned short cpu_address;
165 
166 	asm volatile("stap %0" : "=m" (cpu_address));
167 	return cpu_address;
168 }
169 
170 /*
171  * Give up the time slice of the virtual PU.
172  */
cpu_relax(void)173 static inline void cpu_relax(void)
174 {
175 	if (MACHINE_HAS_DIAG44)
176 		asm volatile("diag 0,0,68");
177 	barrier();
178 }
179 
psw_set_key(unsigned int key)180 static inline void psw_set_key(unsigned int key)
181 {
182 	asm volatile("spka 0(%0)" : : "d" (key));
183 }
184 
185 /*
186  * Set PSW to specified value.
187  */
__load_psw(psw_t psw)188 static inline void __load_psw(psw_t psw)
189 {
190 #ifndef __s390x__
191 	asm volatile("lpsw  %0" : : "Q" (psw) : "cc");
192 #else
193 	asm volatile("lpswe %0" : : "Q" (psw) : "cc");
194 #endif
195 }
196 
197 /*
198  * Set PSW mask to specified value, while leaving the
199  * PSW addr pointing to the next instruction.
200  */
__load_psw_mask(unsigned long mask)201 static inline void __load_psw_mask (unsigned long mask)
202 {
203 	unsigned long addr;
204 	psw_t psw;
205 
206 	psw.mask = mask;
207 
208 #ifndef __s390x__
209 	asm volatile(
210 		"	basr	%0,0\n"
211 		"0:	ahi	%0,1f-0b\n"
212 		"	st	%0,%O1+4(%R1)\n"
213 		"	lpsw	%1\n"
214 		"1:"
215 		: "=&d" (addr), "=Q" (psw) : "Q" (psw) : "memory", "cc");
216 #else /* __s390x__ */
217 	asm volatile(
218 		"	larl	%0,1f\n"
219 		"	stg	%0,%O1+8(%R1)\n"
220 		"	lpswe	%1\n"
221 		"1:"
222 		: "=&d" (addr), "=Q" (psw) : "Q" (psw) : "memory", "cc");
223 #endif /* __s390x__ */
224 }
225 
226 /*
227  * Rewind PSW instruction address by specified number of bytes.
228  */
__rewind_psw(psw_t psw,unsigned long ilc)229 static inline unsigned long __rewind_psw(psw_t psw, unsigned long ilc)
230 {
231 #ifndef __s390x__
232 	if (psw.addr & PSW_ADDR_AMODE)
233 		/* 31 bit mode */
234 		return (psw.addr - ilc) | PSW_ADDR_AMODE;
235 	/* 24 bit mode */
236 	return (psw.addr - ilc) & ((1UL << 24) - 1);
237 #else
238 	unsigned long mask;
239 
240 	mask = (psw.mask & PSW_MASK_EA) ? -1UL :
241 	       (psw.mask & PSW_MASK_BA) ? (1UL << 31) - 1 :
242 					  (1UL << 24) - 1;
243 	return (psw.addr - ilc) & mask;
244 #endif
245 }
246 
247 /*
248  * Function to drop a processor into disabled wait state
249  */
disabled_wait(unsigned long code)250 static inline void __noreturn disabled_wait(unsigned long code)
251 {
252         unsigned long ctl_buf;
253         psw_t dw_psw;
254 
255 	dw_psw.mask = PSW_MASK_BASE | PSW_MASK_WAIT | PSW_MASK_BA | PSW_MASK_EA;
256         dw_psw.addr = code;
257         /*
258          * Store status and then load disabled wait psw,
259          * the processor is dead afterwards
260          */
261 #ifndef __s390x__
262 	asm volatile(
263 		"	stctl	0,0,0(%2)\n"
264 		"	ni	0(%2),0xef\n"	/* switch off protection */
265 		"	lctl	0,0,0(%2)\n"
266 		"	stpt	0xd8\n"		/* store timer */
267 		"	stckc	0xe0\n"		/* store clock comparator */
268 		"	stpx	0x108\n"	/* store prefix register */
269 		"	stam	0,15,0x120\n"	/* store access registers */
270 		"	std	0,0x160\n"	/* store f0 */
271 		"	std	2,0x168\n"	/* store f2 */
272 		"	std	4,0x170\n"	/* store f4 */
273 		"	std	6,0x178\n"	/* store f6 */
274 		"	stm	0,15,0x180\n"	/* store general registers */
275 		"	stctl	0,15,0x1c0\n"	/* store control registers */
276 		"	oi	0x1c0,0x10\n"	/* fake protection bit */
277 		"	lpsw	0(%1)"
278 		: "=m" (ctl_buf)
279 		: "a" (&dw_psw), "a" (&ctl_buf), "m" (dw_psw) : "cc");
280 #else /* __s390x__ */
281 	asm volatile(
282 		"	stctg	0,0,0(%2)\n"
283 		"	ni	4(%2),0xef\n"	/* switch off protection */
284 		"	lctlg	0,0,0(%2)\n"
285 		"	lghi	1,0x1000\n"
286 		"	stpt	0x328(1)\n"	/* store timer */
287 		"	stckc	0x330(1)\n"	/* store clock comparator */
288 		"	stpx	0x318(1)\n"	/* store prefix register */
289 		"	stam	0,15,0x340(1)\n"/* store access registers */
290 		"	stfpc	0x31c(1)\n"	/* store fpu control */
291 		"	std	0,0x200(1)\n"	/* store f0 */
292 		"	std	1,0x208(1)\n"	/* store f1 */
293 		"	std	2,0x210(1)\n"	/* store f2 */
294 		"	std	3,0x218(1)\n"	/* store f3 */
295 		"	std	4,0x220(1)\n"	/* store f4 */
296 		"	std	5,0x228(1)\n"	/* store f5 */
297 		"	std	6,0x230(1)\n"	/* store f6 */
298 		"	std	7,0x238(1)\n"	/* store f7 */
299 		"	std	8,0x240(1)\n"	/* store f8 */
300 		"	std	9,0x248(1)\n"	/* store f9 */
301 		"	std	10,0x250(1)\n"	/* store f10 */
302 		"	std	11,0x258(1)\n"	/* store f11 */
303 		"	std	12,0x260(1)\n"	/* store f12 */
304 		"	std	13,0x268(1)\n"	/* store f13 */
305 		"	std	14,0x270(1)\n"	/* store f14 */
306 		"	std	15,0x278(1)\n"	/* store f15 */
307 		"	stmg	0,15,0x280(1)\n"/* store general registers */
308 		"	stctg	0,15,0x380(1)\n"/* store control registers */
309 		"	oi	0x384(1),0x10\n"/* fake protection bit */
310 		"	lpswe	0(%1)"
311 		: "=m" (ctl_buf)
312 		: "a" (&dw_psw), "a" (&ctl_buf), "m" (dw_psw) : "cc", "0", "1");
313 #endif /* __s390x__ */
314 	while (1);
315 }
316 
317 /*
318  * Use to set psw mask except for the first byte which
319  * won't be changed by this function.
320  */
321 static inline void
__set_psw_mask(unsigned long mask)322 __set_psw_mask(unsigned long mask)
323 {
324 	__load_psw_mask(mask | (arch_local_save_flags() & ~(-1UL >> 8)));
325 }
326 
327 #define local_mcck_enable() \
328 	__set_psw_mask(psw_kernel_bits | PSW_MASK_DAT | PSW_MASK_MCHECK)
329 #define local_mcck_disable() \
330 	__set_psw_mask(psw_kernel_bits | PSW_MASK_DAT)
331 
332 /*
333  * Basic Machine Check/Program Check Handler.
334  */
335 
336 extern void s390_base_mcck_handler(void);
337 extern void s390_base_pgm_handler(void);
338 extern void s390_base_ext_handler(void);
339 
340 extern void (*s390_base_mcck_handler_fn)(void);
341 extern void (*s390_base_pgm_handler_fn)(void);
342 extern void (*s390_base_ext_handler_fn)(void);
343 
344 #define ARCH_LOW_ADDRESS_LIMIT	0x7fffffffUL
345 
346 #endif
347 
348 /*
349  * Helper macro for exception table entries
350  */
351 #ifndef __s390x__
352 #define EX_TABLE(_fault,_target)			\
353 	".section __ex_table,\"a\"\n"			\
354 	"	.align 4\n"				\
355 	"	.long  " #_fault "," #_target "\n"	\
356 	".previous\n"
357 #else
358 #define EX_TABLE(_fault,_target)			\
359 	".section __ex_table,\"a\"\n"			\
360 	"	.align 8\n"				\
361 	"	.quad  " #_fault "," #_target "\n"	\
362 	".previous\n"
363 #endif
364 
365 #endif                                 /* __ASM_S390_PROCESSOR_H           */
366