Home
last modified time | relevance | path

Searched defs:reg2 (Results 1 – 18 of 18) sorted by relevance

/arch/arm/lib/
Dcsumpartialcopy.S32 .macro load2b, reg1, reg2
41 .macro load2l, reg1, reg2
Dcsumpartialcopyuser.S32 .macro load2b, reg1, reg2
41 .macro load2l, reg1, reg2
Dmemcpy.S47 .macro enter reg1 reg2
51 .macro exit reg1 reg2
Dcopy_from_user.S75 .macro enter reg1 reg2
80 .macro exit reg1 reg2
Dcopy_to_user.S78 .macro enter reg1 reg2
83 .macro exit reg1 reg2
/arch/arm/kernel/
Dkprobes-test.h231 #define TEST_RR(code1, reg1, val1, code2, reg2, val2, code3) \ argument
239 #define TEST_RRR(code1, reg1, val1, code2, reg2, val2, code3, reg3, val3, code4)\ argument
248 #define TEST_RRRR(code1, reg1, val1, code2, reg2, val2, code3, reg3, val3, code4, reg4, val4) \ argument
265 #define TEST_PR(code1, reg1, val1, code2, reg2, val2, code3) \ argument
273 #define TEST_RP(code1, reg1, val1, code2, reg2, val2, code3) \ argument
281 #define TEST_PRR(code1, reg1, val1, code2, reg2, val2, code3, reg3, val3, code4)\ argument
290 #define TEST_RPR(code1, reg1, val1, code2, reg2, val2, code3, reg3, val3, code4)\ argument
299 #define TEST_RRP(code1, reg1, val1, code2, reg2, val2, code3, reg3, val3, code4)\ argument
341 #define TEST_BF_RR(code1, reg1, val1, code2, reg2, val2, code3) \ argument
385 #define TEST_RRX(code1, reg1, val1, code2, reg2, val2, code3, codex) \ argument
/arch/powerpc/kernel/
Dkvm_emul.S40 #define LL64(reg, offs, reg2) ld reg, (offs)(reg2) argument
41 #define STL64(reg, offs, reg2) std reg, (offs)(reg2) argument
43 #define LL64(reg, offs, reg2) lwz reg, (offs + 4)(reg2) argument
44 #define STL64(reg, offs, reg2) stw reg, (offs + 4)(reg2) argument
/arch/sparc/lib/
Dcopy_page.S36 #define TOUCH(reg0, reg1, reg2, reg3, reg4, reg5, reg6, reg7) \ argument
/arch/xtensa/lib/
Dmemset.S33 #define EX(insn,reg1,reg2,offset,handler) \ argument
Dstrnlen_user.S18 #define EX(insn,reg1,reg2,offset,handler) \ argument
Dstrncpy_user.S19 #define EX(insn,reg1,reg2,offset,handler) \ argument
Dusercopy.S68 #define EX(insn,reg1,reg2,offset,handler) \ argument
/arch/m32r/kernel/
Dalign.c277 int reg1, reg2; in emu_mul() local
294 int reg1, reg2; in emu_mullo_a0() local
314 int reg1, reg2; in emu_mullo_a1() local
Dptrace.c225 unsigned long reg1, reg2; in check_condition_src() local
/arch/score/include/asm/
Dprocessor.h52 unsigned long reg0, reg2, reg3; member
/arch/mips/mm/
Dpage.c92 pg_addiu(u32 **buf, unsigned int reg1, unsigned int reg2, unsigned int off) in pg_addiu()
Duasm.c652 unsigned int reg2, int lid) in uasm_il_bne()
/arch/ia64/kernel/
Dhead.S99 #define SET_AREA_FOR_BOOTING_CPU(reg1, reg2) \ argument