Home
last modified time | relevance | path

Searched refs:CCM_CSCR (Results 1 – 3 of 3) sorted by relevance

/arch/arm/mach-imx/
Dclock-imx1.c34 #define CCM_CSCR IO_ADDR_CCM(0x0) macro
134 .enable_reg = CCM_CSCR,
169 unsigned int reg = __raw_readl(CCM_CSCR); in prem_clk_set_parent()
185 __raw_writel(reg, CCM_CSCR); in prem_clk_set_parent()
220 if (__raw_readl(CCM_CSCR) & CCM_CSCR_PRESC) in fclk_get_rate()
236 return clk_get_rate(clk->parent) / (((__raw_readl(CCM_CSCR) & in hclk_get_rate()
260 reg = __raw_readl(CCM_CSCR); in hclk_set_rate()
263 __raw_writel(reg, CCM_CSCR); in hclk_set_rate()
277 return clk_get_rate(clk->parent) / (((__raw_readl(CCM_CSCR) & in clk48m_get_rate()
301 reg = __raw_readl(CCM_CSCR); in clk48m_set_rate()
[all …]
Dclock-imx27.c36 #define CCM_CSCR IO_ADDR_CCM(0x0) macro
104 reg = __raw_readl(CCM_CSCR); in clk_spll_enable()
106 __raw_writel(reg, CCM_CSCR); in clk_spll_enable()
117 reg = __raw_readl(CCM_CSCR); in clk_spll_disable()
119 __raw_writel(reg, CCM_CSCR); in clk_spll_disable()
124 int cscr = __raw_readl(CCM_CSCR); in clk_cpu_set_parent()
138 __raw_writel(cscr, CCM_CSCR); in clk_cpu_set_parent()
177 reg = __raw_readl(CCM_CSCR); in set_rate_cpu()
182 __raw_writel(reg | CCM_CSCR_UPDATE_DIS, CCM_CSCR); in set_rate_cpu()
237 usb_pdf = (__raw_readl(CCM_CSCR) >> 28) & 0x7; in get_rate_usb()
[all …]
Dclock-imx21.c34 #define CCM_CSCR IO_ADDR_CCM(0x0) macro
305 reg = __raw_readl(CCM_CSCR); in _clk_spll_enable()
307 __raw_writel(reg, CCM_CSCR); in _clk_spll_enable()
318 reg = __raw_readl(CCM_CSCR); in _clk_spll_disable()
320 __raw_writel(reg, CCM_CSCR); in _clk_spll_disable()
324 #define CSCR() (__raw_readl(CCM_CSCR))
392 __raw_writel(reg, CCM_CSCR); in _clk_usb_set_rate()