Home
last modified time | relevance | path

Searched refs:DMAC (Results 1 – 15 of 15) sorted by relevance

/arch/sh/kernel/cpu/sh4/
Dsetup-sh7750.c282 HUDI, GPIOI, DMAC, enumerator
308 { 0xffd0000c, 0, 16, 4, /* IPRC */ { GPIOI, DMAC, SCIF, HUDI } },
324 INTC_VECT(DMAC, 0x640), INTC_VECT(DMAC, 0x660),
325 INTC_VECT(DMAC, 0x680), INTC_VECT(DMAC, 0x6a0),
326 INTC_VECT(DMAC, 0x6c0),
337 INTC_VECT(DMAC, 0x640), INTC_VECT(DMAC, 0x660),
338 INTC_VECT(DMAC, 0x680), INTC_VECT(DMAC, 0x6a0),
339 INTC_VECT(DMAC, 0x780), INTC_VECT(DMAC, 0x7a0),
340 INTC_VECT(DMAC, 0x7c0), INTC_VECT(DMAC, 0x7e0),
341 INTC_VECT(DMAC, 0x6c0),
Dsetup-sh7760.c22 HUDI, GPIOI, DMAC, enumerator
46 INTC_VECT(DMAC, 0x640), INTC_VECT(DMAC, 0x660),
47 INTC_VECT(DMAC, 0x680), INTC_VECT(DMAC, 0x6a0),
48 INTC_VECT(DMAC, 0x780), INTC_VECT(DMAC, 0x7a0),
49 INTC_VECT(DMAC, 0x7c0), INTC_VECT(DMAC, 0x7e0),
50 INTC_VECT(DMAC, 0x6c0),
107 { 0xffd0000c, 0, 16, 4, /* IPRC */ { GPIOI, DMAC, 0, HUDI } },
/arch/sh/kernel/cpu/sh3/
Dsetup-sh7705.c27 DMAC, SCIF0, SCIF2, ADC_ADI, USB, enumerator
38 INTC_VECT(DMAC, 0x800), INTC_VECT(DMAC, 0x820),
39 INTC_VECT(DMAC, 0x840), INTC_VECT(DMAC, 0x860),
61 { 0xa400001a, 0, 16, 4, /* IPRE */ { DMAC, SCIF0, SCIF2, ADC_ADI } },
Dsetup-sh770x.c30 DMAC, SCIF0, SCIF2, SCI, ADC_ADI, enumerator
50 INTC_VECT(DMAC, 0x800), INTC_VECT(DMAC, 0x820),
51 INTC_VECT(DMAC, 0x840), INTC_VECT(DMAC, 0x860),
76 { 0xa400001a, 0, 16, 4, /* IPRE */ { DMAC, 0, SCIF2, ADC_ADI } },
/arch/sh/drivers/dma/
DKconfig5 bool "SuperH on-chip DMA controller (DMAC) support"
40 DMAC supports. This will be 4 for SH7750/SH7751/Sh7750S/SH7091 and 8 for the
49 to the number of channels that the on-chip DMAC has.
69 tristate "PowerVR 2 DMAC support"
73 As this chains off of the on-chip DMAC, that must also be
/arch/sh/kernel/cpu/sh4a/
Dsetup-sh7763.c358 HUDI, LCDC, DMAC, SCIF0, IIC0, IIC1, CMT, GETHER, HAC, enumerator
377 INTC_VECT(DMAC, 0x640), INTC_VECT(DMAC, 0x660),
378 INTC_VECT(DMAC, 0x680), INTC_VECT(DMAC, 0x6a0),
379 INTC_VECT(DMAC, 0x6c0),
382 INTC_VECT(DMAC, 0x780), INTC_VECT(DMAC, 0x7a0),
422 PCIINTA, PCISERR, HAC, CMT, 0, 0, 0, DMAC,
436 { 0xffd4000c, 0, 32, 8, /* INT2PRI3 */ { HUDI, DMAC, ADC } },
Dsetup-sh7770.c519 TMU, DMAC, I2S, SRC, GFX3D, SPI, SCIF, BBDMAC, enumerator
574 INTC_GROUP(DMAC, DMAC0_DMINT0, DMAC0_DMINT1, DMAC0_DMINT2),
590 DMAC, I2C, HUDI, SPDIF, IPI, HAC, TMU, GPIO } },
596 { 0xffe00008, 0, 32, 8, /* INT2PRI2 */ { DMAC, I2S, SRC, DU } },
/arch/arm/mach-realview/
Drealview_pba8.c170 AHB_DEVICE(dmac, "issp:dmac", DMAC, NULL);
Drealview_pb11mp.c175 AHB_DEVICE(dmac, "issp:dmac", DMAC, NULL);
Drealview_pbx.c192 AHB_DEVICE(dmac, "issp:dmac", DMAC, NULL);
Drealview_eb.c183 AHB_DEVICE(dmac, "dev:dmac", DMAC, NULL);
/arch/frv/kernel/
Dcmode.S83 # (3) Stop the transfer function of DMAC. Stop all the bus masters
Dsleep.S141 # Stop DMAC transfer
/arch/arm/mach-versatile/
Dcore.c628 AHB_DEVICE(dmac, "dev:30", DMAC, NULL);
/arch/arm/plat-samsung/
DKconfig298 Use DMA device engine for PL330 DMAC.