Home
last modified time | relevance | path

Searched refs:GET_DIV (Results 1 – 2 of 2) sorted by relevance

/arch/arm/plat-samsung/include/plat/
Ds5p-clock.h18 #define GET_DIV(clk, field) ((((clk) & field##_MASK) >> field##_SHIFT) + 1) macro
/arch/arm/mach-s3c64xx/
Dclock.c867 #define GET_DIV(clk, field) ((((clk) & field##_MASK) >> field##_SHIFT) + 1) macro
911 hclk2 = apll / GET_DIV(clkdiv0, S3C6400_CLKDIV0_HCLK2); in s3c64xx_setup_clocks()
914 hclk2 = mpll / GET_DIV(clkdiv0, S3C6400_CLKDIV0_HCLK2); in s3c64xx_setup_clocks()
916 hclk = hclk2 / GET_DIV(clkdiv0, S3C6400_CLKDIV0_HCLK); in s3c64xx_setup_clocks()
917 pclk = hclk2 / GET_DIV(clkdiv0, S3C6400_CLKDIV0_PCLK); in s3c64xx_setup_clocks()