Home
last modified time | relevance | path

Searched refs:ICPLB_ADDR0 (Results 1 – 7 of 7) sorted by relevance

/arch/blackfin/mach-common/
Dcache-c.c57 bfin_cache_init(icplb_tbl, ICPLB_ADDR0, ICPLB_DATA0, IMEM_CONTROL, in bfin_icache_init()
Ddpmc_modes.S475 I3.L = lo(ICPLB_ADDR0);
523 PM_PUSH(4, ICPLB_ADDR0)
717 PM_POP(4, ICPLB_ADDR0)
/arch/blackfin/kernel/cplb-nompu/
Dcplbmgr.c58 bfin_write32(ICPLB_ADDR0 + idx * 4, addr); in write_icplb_data()
/arch/blackfin/include/asm/
Dcdef_LPBlackfin.h111 #define bfin_read_ICPLB_ADDR0() bfin_read32(ICPLB_ADDR0)
112 #define bfin_write_ICPLB_ADDR0(val) bfin_write32(ICPLB_ADDR0,val)
Ddef_LPBlackfin.h323 #define ICPLB_ADDR0 0xFFE01100 /* Instruction Cacheability macro
/arch/blackfin/kernel/cplb-mpu/
Dcplbmgr.c274 bfin_write32(ICPLB_ADDR0 + idx * 4, addr); in icplb_miss()
/arch/blackfin/kernel/
Ddebug-mmrs.c672 D32(ICPLB_ADDR0); in bfin_debug_mmrs_init()