Home
last modified time | relevance | path

Searched refs:L1D (Results 1 – 20 of 20) sorted by relevance

/arch/alpha/kernel/
Dsetup.c1337 int L1I, L1D, L2, L3; in determine_cpu_caches() local
1347 L1D = L1I; in determine_cpu_caches()
1368 L1I = L1D = CSHAPE(8*1024, 5, 1); in determine_cpu_caches()
1383 L1I = L1D = CSHAPE(8*1024, 5, 1); in determine_cpu_caches()
1409 L1D = CSHAPE(8*1024, 5, 1); in determine_cpu_caches()
1412 L1D = CSHAPE(16*1024, 5, 1); in determine_cpu_caches()
1435 L1I = L1D = CSHAPE(64*1024, 6, 2); in determine_cpu_caches()
1442 L1I = L1D = CSHAPE(64*1024, 6, 2); in determine_cpu_caches()
1449 L1I = L1D = L2 = L3 = 0; in determine_cpu_caches()
1454 alpha_l1d_cacheshape = L1D; in determine_cpu_caches()
/arch/powerpc/perf/
De500-pmu.c41 [C(L1D)] = { /* RESULT_ACCESS RESULT_MISS */
Dmpc7450-pmu.c361 [C(L1D)] = { /* RESULT_ACCESS RESULT_MISS */
Dpower7-pmu.c317 [C(L1D)] = { /* RESULT_ACCESS RESULT_MISS */
Dppc970-pmu.c440 [C(L1D)] = { /* RESULT_ACCESS RESULT_MISS */
Dpower6-pmu.c489 [C(L1D)] = { /* RESULT_ACCESS RESULT_MISS */
Dpower4-pmu.c560 [C(L1D)] = { /* RESULT_ACCESS RESULT_MISS */
Dpower5-pmu.c568 [C(L1D)] = { /* RESULT_ACCESS RESULT_MISS */
Dpower5+-pmu.c626 [C(L1D)] = { /* RESULT_ACCESS RESULT_MISS */
/arch/arm/kernel/
Dperf_event_v7.c136 [C(L1D)] = {
260 [C(L1D)] = {
384 [C(L1D)] = {
506 [C(L1D)] = {
630 [C(L1D)] = {
Dperf_event_v6.c82 [C(L1D)] = {
237 [C(L1D)] = {
Dperf_event_xscale.c65 [C(L1D)] = {
/arch/sh/kernel/cpu/sh4a/
Dperf_event.c119 [ C(L1D) ] = {
/arch/sh/kernel/cpu/sh4/
Dperf_event.c94 [ C(L1D) ] = {
/arch/x86/kernel/cpu/
Dperf_event_intel.c150 [ C(L1D) ] = {
262 [ C(L1D) ] = {
445 [ C(L1D) ] = {
560 [ C(L1D) ] = {
651 [ C(L1D) ] = {
Dperf_event_amd.c15 [ C(L1D) ] = {
Dperf_event_p4.c519 [ C(L1D ) ] = {
/arch/blackfin/kernel/
Dperf_event.c87 [C(L1D)] = { /* Data bank A */
/arch/sparc/kernel/
Dperf_event.c167 [C(L1D)] = {
296 [C(L1D)] = {
422 [C(L1D)] = {
/arch/mips/kernel/
Dperf_event_mipsxx.c842 [C(L1D)] = {
958 [C(L1D)] = {
1075 [C(L1D)] = {