Searched refs:L2_LENGTH (Results 1 – 15 of 15) sorted by relevance
/arch/blackfin/mach-bf548/include/mach/ |
D | mem_map.h | 77 # define L2_LENGTH 0 macro 79 # define L2_LENGTH 0x10000 macro 81 # define L2_LENGTH 0x20000 macro
|
/arch/blackfin/kernel/ |
D | kgdb_test.c | 37 #if L2_LENGTH 67 #if L2_LENGTH in kgdb_test_proc_read() 96 #if L2_LENGTH in kgdbtest_init()
|
D | vmlinux.lds.S | 100 #if !L2_LENGTH 247 ASSERT (__l2_len <= L2_LENGTH, "L2 overflow!")
|
D | setup.c | 126 if (L2_LENGTH) in bfin_setup_caches() 150 if (L2_LENGTH) in bfin_setup_caches() 225 if (L2_LENGTH && l2_len) in bfin_relocate_l1_mem() 1307 if (L2_LENGTH) { 1308 seq_printf(m, "L2 SRAM\t\t: %dKB\n", L2_LENGTH/0x400);
|
D | process.c | 414 if (in_mem_const(addr, size, L2_START, L2_LENGTH)) in bfin_mem_access_type() 502 if (in_mem_const_off(addr, size, _ebss_l2 - _stext_l2, L2_START, L2_LENGTH)) in _access_ok()
|
D | kgdb.c | 456 if (IN_MEM(addr, BREAK_INSTR_SIZE, L2_START, L2_LENGTH)) in kgdb_validate_break_address()
|
/arch/blackfin/include/asm/ |
D | cacheflush.h | 47 if (start >= L2_START && end <= L2_START + L2_LENGTH) in flush_icache_range() 67 if (start >= L2_START && end <= L2_START + L2_LENGTH) { in flush_icache_range() 111 if (addr >= L2_START && addr < L2_START + L2_LENGTH) in bfin_addr_dcacheable()
|
D | sections.h | 42 (L2_LENGTH && in arch_is_kernel_text() 59 (L2_LENGTH && in arch_is_kernel_data()
|
D | mem_map.h | 30 # define L2_LENGTH 0 macro
|
/arch/blackfin/kernel/cplb-mpu/ |
D | cplbmgr.c | 118 if (L2_LENGTH && addr >= L2_START && addr < L2_START + L2_LENGTH) { in dcplb_miss() 217 if (L2_LENGTH && addr >= L2_START && addr < L2_START + L2_LENGTH) { in icplb_miss() 356 if (L2_LENGTH && addr >= L2_START && addr < L2_START + L2_LENGTH) { in set_mask_dcplbs()
|
D | cplbinit.c | 83 #if L2_LENGTH > 0 in generate_cplb_tables_cpu()
|
/arch/blackfin/kernel/cplb-nompu/ |
D | cplbinit.c | 144 if (L2_LENGTH) { in generate_cplb_tables_all() 149 dcplb_bounds[i_d].eaddr = L2_START + L2_LENGTH; in generate_cplb_tables_all() 184 if (L2_LENGTH) { in generate_cplb_tables_all() 189 icplb_bounds[i_i].eaddr = L2_START + L2_LENGTH; in generate_cplb_tables_all()
|
/arch/blackfin/mm/ |
D | sram-alloc.c | 58 #if L2_LENGTH != 0 191 #if L2_LENGTH != 0 in l2_sram_init() 202 L2_LENGTH - (_ebss_l2 - _stext_l2); in l2_sram_init() 209 L2_LENGTH >> 10, in l2_sram_init() 391 #if L2_LENGTH != 0 in sram_free() 393 && addr < (void *)(L2_START + L2_LENGTH)) in sram_free() 648 #if L2_LENGTH != 0 in l2_sram_alloc() 684 #if L2_LENGTH != 0 in l2_sram_free() 829 #if L2_LENGTH != 0 in sram_proc_show()
|
/arch/blackfin/mach-bf561/include/mach/ |
D | mem_map.h | 102 #define L2_LENGTH 0x20000 macro
|
/arch/blackfin/mach-common/ |
D | head.S | 136 #if L2_LENGTH > 0
|