Home
last modified time | relevance | path

Searched refs:MHZ (Results 1 – 11 of 11) sorted by relevance

/arch/arm/mach-s3c64xx/
Dsetup-usb-phy.c36 case 12 * MHZ: in s3c_usb_otgphy_init()
39 case 24 * MHZ: in s3c_usb_otgphy_init()
43 case 48 * MHZ: in s3c_usb_otgphy_init()
/arch/arm/mach-s5pv210/
Dsetup-usb-phy.c35 case 12 * MHZ: in s5pv210_usb_otgphy_init()
38 case 24 * MHZ: in s5pv210_usb_otgphy_init()
42 case 48 * MHZ: in s5pv210_usb_otgphy_init()
/arch/powerpc/boot/
Dredboot-83xx.c23 #define MHZ(x) ((x + 500000) / 1000000) macro
36 bd.bi_busfreq, MHZ(bd.bi_busfreq)); in platform_fixups()
Dredboot-8xx.c22 #define MHZ(x) ((x + 500000) / 1000000) macro
35 bd.bi_busfreq, MHZ(bd.bi_busfreq)); in platform_fixups()
Ddevtree.c60 #define MHZ(x) ((x + 500000) / 1000000) macro
66 printf("CPU clock-frequency <- 0x%x (%dMHz)\n\r", cpu, MHZ(cpu)); in dt_fixup_cpu_clocks()
67 printf("CPU timebase-frequency <- 0x%x (%dMHz)\n\r", tb, MHZ(tb)); in dt_fixup_cpu_clocks()
69 printf("CPU bus-frequency <- 0x%x (%dMHz)\n\r", bus, MHZ(bus)); in dt_fixup_cpu_clocks()
86 printf("%s: clock-frequency <- %x (%dMHz)\n\r", path, freq, MHZ(freq)); in dt_fixup_clock()
/arch/arm/mach-prima2/
Dclock.c47 #define MHZ (KHZ * KHZ) macro
90 .rate = 26 * MHZ,
111 WARN_ON(fin % MHZ); in std_pll_get_rate()
112 clk->rate = fin / MHZ * nf / nr / od * MHZ; in std_pll_get_rate()
127 nf = rate / MHZ; in std_pll_set_rate()
128 if (unlikely((rate % MHZ) || nf > BIT(13) || nf < 1)) in std_pll_set_rate()
132 BUG_ON(fin < MHZ); in std_pll_set_rate()
134 nr = fin / MHZ; in std_pll_set_rate()
135 BUG_ON((fin % MHZ) || nr > BIT(6)); in std_pll_set_rate()
/arch/arm/mach-exynos/
Dsetup-usb-phy.c63 case 12 * MHZ: in exynos4_usb_phy1_init()
66 case 24 * MHZ: in exynos4_usb_phy1_init()
70 case 48 * MHZ: in exynos4_usb_phy1_init()
Ddev-ahci.c51 #define SCLK_SATA_FREQ (67 * MHZ)
/arch/arm/plat-samsung/include/plat/
Dcpu.h135 #ifndef MHZ
136 #define MHZ (1000*1000) macro
139 #define print_mhz(m) ((m) / MHZ), (((m) / 1000) % 1000)
/arch/arm/mach-s3c24xx/
Dclock-s3c244x.c102 if (clk_get_rate(clock_upll) > (94 * MHZ)) { in s3c244x_clk_add()
Dmach-anubis.c360 .mclk = 72 * MHZ,
361 .m1xclk = 144 * MHZ,