Home
last modified time | relevance | path

Searched refs:MSR_P4_CRU_ESCR1 (Results 1 – 3 of 3) sorted by relevance

/arch/x86/oprofile/
Dop_model_p4.c118 { CTR_IQ_5, MSR_P4_CRU_ESCR1} }
316 { CTR_IQ_5, MSR_P4_CRU_ESCR1} }
322 { CTR_IQ_5, MSR_P4_CRU_ESCR1} }
/arch/x86/kernel/cpu/
Dperf_event_p4.c437 .escr_msr = { MSR_P4_CRU_ESCR0, MSR_P4_CRU_ESCR1 },
447 .escr_msr = { MSR_P4_CRU_ESCR0, MSR_P4_CRU_ESCR1 },
473 .escr_msr = { MSR_P4_CRU_ESCR0, MSR_P4_CRU_ESCR1 },
500 .escr_msr = { MSR_P4_CRU_ESCR0, MSR_P4_CRU_ESCR1 },
1138 P4_ESCR_MSR_TABLE_ENTRY(MSR_P4_CRU_ESCR1),
/arch/x86/include/asm/
Dmsr-index.h384 #define MSR_P4_CRU_ESCR1 0x000003b9 macro