Home
last modified time | relevance | path

Searched refs:SIC_ISR1 (Results 1 – 11 of 11) sorted by relevance

/arch/blackfin/mach-bf527/include/mach/
DdefBF522.h44 #define SIC_ISR1 0xFFC00160 /* Interrupt Statur register */ macro
DcdefBF522.h67 #define bfin_read_SIC_ISR1() bfin_read32(SIC_ISR1)
68 #define bfin_write_SIC_ISR1(val) bfin_write32(SIC_ISR1, val)
/arch/blackfin/mach-bf561/include/mach/
DdefBF561.h44 #define SIC_ISR1 0xFFC00118 /* SIC Interrupt Status register 1 */ macro
DcdefBF561.h54 #define bfin_read_SIC_ISR1() bfin_read32(SIC_ISR1)
55 #define bfin_write_SIC_ISR1(val) bfin_write32(SIC_ISR1,val)
/arch/blackfin/mach-bf518/include/mach/
DdefBF512.h41 #define SIC_ISR1 0xFFC00160 /* Interrupt Statur register */ macro
DcdefBF512.h67 #define bfin_read_SIC_ISR1() bfin_read32(SIC_ISR1)
68 #define bfin_write_SIC_ISR1(val) bfin_write32(SIC_ISR1, val)
/arch/blackfin/mach-bf538/include/mach/
DdefBF538.h35 #define SIC_ISR1 0xFFC0012C /* Interrupt Status Register 1 */ macro
DcdefBF538.h36 #define bfin_read_SIC_ISR1() bfin_read32(SIC_ISR1)
37 #define bfin_write_SIC_ISR1(val) bfin_write32(SIC_ISR1, val)
38 #define bfin_read_SIC_ISR(x) bfin_read32(SIC_ISR0 + x * (SIC_ISR1 - SIC_ISR0))
39 #define bfin_write_SIC_ISR(x, val) bfin_write32(SIC_ISR0 + x * (SIC_ISR1 - SIC_ISR0), val)
/arch/blackfin/mach-bf548/include/mach/
DdefBF54x_base.h43 #define SIC_ISR1 0xffc0011c /* System Interrupt Status Register 1 */ macro
DcdefBF54x_base.h52 #define bfin_read_SIC_ISR1() bfin_read32(SIC_ISR1)
53 #define bfin_write_SIC_ISR1(val) bfin_write32(SIC_ISR1, val)
/arch/blackfin/kernel/
Ddebug-mmrs.c1488 D32(SIC_ISR1); in bfin_debug_mmrs_init()