Searched refs:__SYSREGC (Results 1 – 6 of 6) sorted by relevance
/arch/mn10300/include/asm/ |
D | cpu-regs.h | 31 #define __SYSREGC(ADDR, TYPE) (*(const volatile TYPE *)(ADDR)) macro 34 #define __SYSREGC(ADDR, TYPE) ADDR 100 #define CPUREV __SYSREGC(0xc0000050, u32) /* CPU revision register */ 289 #define MMUFCR __SYSREGC(0xc000009c, u32) /* MMU exception cause */ 290 #define MMUFCR_IFC __SYSREGC(0xc000009c, u16) /* MMU instruction excep cause */ 291 #define MMUFCR_DFC __SYSREGC(0xc000009e, u16) /* MMU data exception cause */
|
D | timer-regs.h | 95 #define TM0BC __SYSREGC(0xd4003020, u8) /* timer 0 binary counter */ 96 #define TM1BC __SYSREGC(0xd4003021, u8) /* timer 1 binary counter */ 97 #define TM2BC __SYSREGC(0xd4003022, u8) /* timer 2 binary counter */ 98 #define TM3BC __SYSREGC(0xd4003023, u8) /* timer 3 binary counter */ 99 #define TM01BC __SYSREGC(0xd4003020, u16) /* timer 0:1 binary counter */
|
D | reset-regs.h | 23 #define WDBC __SYSREGC(0xc0001000, u8) /* watchdog binary counter reg */
|
D | busctl-regs.h | 73 #define BCBEAR __SYSREGC(0xc0002020, u32) /* bus error address reg */
|
/arch/mn10300/proc-mn2ws0050/include/proc/ |
D | smp-regs.h | 37 #define CPUID __SYSREGC(0xc0000054, u32)
|
/arch/mn10300/proc-mn2ws0050/ |
D | proc-init.c | 28 #define MEMCONF __SYSREGC(0xdf800400, u32)
|