Home
last modified time | relevance | path

Searched refs:dim1 (Results 1 – 6 of 6) sorted by relevance

/arch/alpha/kernel/
Dsys_titan.c68 volatile unsigned long *dim0, *dim1, *dim2, *dim3; in titan_update_irq_hw() local
84 dim1 = &cchip->dim1.csr; in titan_update_irq_hw()
88 if (!cpumask_test_cpu(1, &cpm)) dim1 = &dummy; in titan_update_irq_hw()
93 *dim1 = mask1; in titan_update_irq_hw()
98 *dim1; in titan_update_irq_hw()
104 if (bcpu == 1) dimB = &cchip->dim1.csr; in titan_update_irq_hw()
Dsys_dp264.c54 volatile unsigned long *dim0, *dim1, *dim2, *dim3; in tsunami_update_irq_hw() local
69 dim1 = &cchip->dim1.csr; in tsunami_update_irq_hw()
73 if (!cpu_possible(1)) dim1 = &dummy; in tsunami_update_irq_hw()
78 *dim1 = mask1; in tsunami_update_irq_hw()
83 *dim1; in tsunami_update_irq_hw()
89 else if (bcpu == 1) dimB = &cchip->dim1.csr; in tsunami_update_irq_hw()
Dcore_tsunami.c397 printk("%s: CSR_DIM1 0x%lx\n", __func__, TSUNAMI_cchip->dim1.csr); in tsunami_init_arch()
Dcore_titan.c374 printk("%s: CSR_DIM1 0x%lx\n", __func__, TITAN_cchip->dim1.csr); in titan_init_arch()
/arch/alpha/include/asm/
Dcore_tsunami.h43 tsunami_64 dim1; member
Dcore_titan.h44 titan_64 dim1; member