| /arch/arm/mach-omap2/ |
| D | omap_l3_noc.c | 59 struct omap4_l3 *l3 = _l3; in l3_interrupt_handler() local
67 inttype = irq == l3->app_irq ? L3_APPLICATION_ERROR : L3_DEBUG_ERROR; in l3_interrupt_handler()
74 base = l3->l3_base[i]; in l3_interrupt_handler()
133 static struct omap4_l3 *l3; in omap4_l3_probe() local
137 l3 = kzalloc(sizeof(*l3), GFP_KERNEL); in omap4_l3_probe()
138 if (!l3) in omap4_l3_probe()
141 platform_set_drvdata(pdev, l3); in omap4_l3_probe()
149 l3->l3_base[0] = ioremap(res->start, resource_size(res)); in omap4_l3_probe()
150 if (!l3->l3_base[0]) { in omap4_l3_probe()
163 l3->l3_base[1] = ioremap(res->start, resource_size(res)); in omap4_l3_probe()
[all …]
|
| D | omap_l3_smx.c | 150 static irqreturn_t omap3_l3_block_irq(struct omap3_l3 *l3, in omap3_l3_block_irq() argument
168 struct omap3_l3 *l3 = _l3; in omap3_l3_app_irq() local
177 int_type = irq == l3->app_irq ? L3_APPLICATION_ERROR : L3_DEBUG_ERROR; in omap3_l3_app_irq()
179 status = omap3_l3_readll(l3->rt, L3_SI_FLAG_STATUS_0); in omap3_l3_app_irq()
188 status = omap3_l3_readll(l3->rt, L3_SI_FLAG_STATUS_1); in omap3_l3_app_irq()
195 base = l3->rt + omap3_l3_bases[int_type][err_source]; in omap3_l3_app_irq()
199 ret |= omap3_l3_block_irq(l3, error, error_addr); in omap3_l3_app_irq()
215 struct omap3_l3 *l3; in omap3_l3_probe() local
219 l3 = kzalloc(sizeof(*l3), GFP_KERNEL); in omap3_l3_probe()
220 if (!l3) in omap3_l3_probe()
[all …]
|
| /arch/sparc/kernel/ |
| D | head_64.S | 168 mov 1, %l3
169 stx %l3, [%sp + 2047 + 128 + 0x08] ! num_args, 1
170 stx %l3, [%sp + 2047 + 128 + 0x10] ! num_rets, 1
192 mov 4, %l3
193 stx %l3, [%sp + 2047 + 128 + 0x08] ! num_args, 4
194 mov 1, %l3
195 stx %l3, [%sp + 2047 + 128 + 0x10] ! num_rets, 1
199 mov 64, %l3
200 stx %l3, [%sp + 2047 + 128 + 0x30] ! arg4, size
207 mov (1b - prom_boot_mapped_pc), %l3
[all …]
|
| D | entry.S | 81 sethi %hi(fdc_status), %l3
82 ld [%l3 + %lo(fdc_status)], %l3
90 ldub [%l3], %l7
101 ldub [%l3 + 1], %l7
114 stb %l7, [%l3 + 1]
186 rd %wim, %l3
804 invalid_segment_patch2_ff: mov 0xff, %l3
810 invalid_segment_patch2_1ff: mov 0x1ff, %l3
830 vac_hwflush_patch2_on: sta %g0, [%l3 + %l7] ASI_HWFLUSHSEG
843 ! %l3 = %wim
[all …]
|
| D | hvtramp.S | 59 add %l0, HVTRAMP_DESCR_MAPS, %l3
61 1: ldx [%l3 + HVTRAMP_MAPPING_VADDR], %o0
63 ldx [%l3 + HVTRAMP_MAPPING_TTE], %o2
74 add %l3, HVTRAMP_MAPPING_SIZE, %l3
|
| D | trampoline_64.S | 128 sethi %hi(KERNBASE), %l3
160 add %l3, %g1, %g2
193 add %l3, %g1, %g2
220 sethi %hi(KERNBASE), %l3
230 add %l3, %g2, %o0
238 add %l3, %g2, %o0
|
| D | winfixup.S | 57 stx %l3, [%g3 + TI_REG_WINDOW + 0x18]
74 stw %l3, [%g3 + TI_REG_WINDOW + 0x0c]
|
| D | rtrap_64.S | 111 andcc %l1, TSTATE_PRIV, %l3
163 brz,pt %l3, 1f
204 brnz,pn %l3, kern_rtt
|
| D | etrap_64.S | 153 srl %l5, 1, %l3
157 stb %g0, [%l4 + %l3]
|
| /arch/sparc/include/asm/ |
| D | head_32.h | 19 rd %psr, %l0; b label; rd %wim, %l3; nop;
22 #define SPARC_TFAULT rd %psr, %l0; rd %wim, %l3; b sun4c_fault; mov 1, %l7;
23 #define SPARC_DFAULT rd %psr, %l0; rd %wim, %l3; b sun4c_fault; mov 0, %l7;
24 #define SRMMU_TFAULT rd %psr, %l0; rd %wim, %l3; b srmmu_fault; mov 1, %l7;
25 #define SRMMU_DFAULT rd %psr, %l0; rd %wim, %l3; b srmmu_fault; mov 0, %l7;
29 rd %psr, %l0; mov num, %l7; b bad_trap_handler; rd %wim, %l3;
81 mov int_level, %l7; rd %psr, %l0; b real_irq_entry; rd %wim, %l3;
91 rd %wim, %l3; b linux_trap_nmi_sun4c; mov %psr, %l0; nop;
97 rd %psr, %l0; rd %wim, %l3; b spill_window_entry; andcc %l0, PSR_PS, %g0;
100 rd %psr, %l0; rd %wim, %l3; b fill_window_entry; andcc %l0, PSR_PS, %g0;
|
| D | ttable.h | 19 clr %l0; clr %l1; clr %l2; clr %l3; \
238 stx %l3, [%sp + STACK_BIAS + 0x18]; \
259 stx %l3, [%sp + STACK_BIAS + 0x18]; \
287 stxa %l3, [%g1 + %g3] ASI; \
317 stxa %l3, [%sp + STACK_BIAS + 0x18] %asi; \
351 stx %l3, [%g3 + TI_REG_WINDOW + 0x18]; \
381 stwa %l3, [%g1 + %g3] ASI; \
412 stwa %l3, [%sp + 0x0c] %asi; \
446 stw %l3, [%g3 + TI_REG_WINDOW + 0x0c]; \
490 ldx [%sp + STACK_BIAS + 0x18], %l3; \
[all …]
|
| /arch/blackfin/include/asm/ |
| D | context.S | 40 [--sp] = l3;
87 l3 = r0; define
112 [--sp] = l3;
147 l3 = r0; define
171 [--sp] = l3;
222 l3 = r0; define
256 l3 = [sp++]; define
326 l3 = [sp++]; define
|
| D | ptrace.h | 57 long l3; member
|
| /arch/x86/kernel/cpu/ |
| D | intel_cacheinfo.c | 232 union l3_cache l3; in amd_cpuid4() local
240 cpuid(0x80000006, &dummy, &dummy, &l2.val, &l3.val); in amd_cpuid4()
263 if (!l3.val) in amd_cpuid4()
265 assoc = assocs[l3.assoc]; in amd_cpuid4()
266 line_size = l3.line_size; in amd_cpuid4()
267 lines_per_tag = l3.lines_per_tag; in amd_cpuid4()
268 size_in_kb = l3.size_encoded * 512; in amd_cpuid4()
308 struct amd_l3_cache *l3 = &nb->l3_cache; in amd_calc_l3_indices() local
315 l3->subcaches[0] = sc0 = !(val & BIT(0)); in amd_calc_l3_indices()
316 l3->subcaches[1] = sc1 = !(val & BIT(4)); in amd_calc_l3_indices()
[all …]
|
| /arch/sparc/prom/ |
| D | cif.S | 21 mov %g6, %l3
26 mov %l3, %g6
|
| /arch/sparc/lib/ |
| D | muldi3.S | 64 mov %o1, %l3
76 restore %g0, %l3, %o1
|
| D | xor.S | 394 xor %l3, %l1, %l3
396 stxa %l3, [%i0 + 0x38] %asi
586 xor %l3, %l1, %l3
588 stxa %l3, [%i0 + 0x08] %asi
602 xor %l3, %l1, %l3
604 stxa %l3, [%i0 + 0x18] %asi
618 xor %l3, %l1, %l3
620 stxa %l3, [%i0 + 0x28] %asi
637 xor %l3, %l1, %l3
639 stxa %l3, [%i0 + 0x38] %asi
|
| D | NGpage.S | 37 stxa %l3, [%i0 + 0x28] %asi
49 stxa %l3, [%i0 + 0x68] %asi
|
| /arch/blackfin/mach-common/ |
| D | interrupt.S | 54 [--sp] = l3;
104 l3 = r1; define
|
| /arch/powerpc/boot/dts/fsl/ |
| D | p5020si-post.dtsi | 261 cpc: l3-cache-controller@10000 {
262 compatible = "fsl,p5020-l3-cache-controller", "fsl,p4080-l3-cache-controller", "cache";
|
| D | p3041si-post.dtsi | 260 cpc: l3-cache-controller@10000 {
261 compatible = "fsl,p3041-l3-cache-controller", "fsl,p4080-l3-cache-controller", "cache";
|
| D | p2041si-post.dtsi | 233 cpc: l3-cache-controller@10000 {
234 compatible = "fsl,p2041-l3-cache-controller", "fsl,p4080-l3-cache-controller", "cache";
|
| /arch/blackfin/kernel/ |
| D | signal.c | 75 RESTORE(l0); RESTORE(l1); RESTORE(l2); RESTORE(l3); in rt_restore_sigcontext()
140 SETUP(l0); SETUP(l1); SETUP(l2); SETUP(l3); in rt_setup_sigcontext()
|
| D | kgdb.c | 46 gdb_regs[BFIN_L3] = regs->l3; in pt_regs_to_gdb_regs()
122 regs->l3 = gdb_regs[BFIN_L3]; in gdb_regs_to_pt_regs()
|
| /arch/arm/boot/dts/ |
| D | omap4.dtsi | 93 compatible = "ti,omap4-l3-noc", "simple-bus";
|