Home
last modified time | relevance | path

Searched refs:max_period (Results 1 – 12 of 12) sorted by relevance

/arch/arm/include/asm/
Dpmu.h126 u64 max_period; member
/arch/x86/kernel/cpu/
Dperf_event_p6.c121 .max_period = (1ULL << 31) - 1,
Dperf_event_amd.c440 .max_period = (1ULL << 47) - 1,
615 .max_period = (1ULL << 47) - 1,
Dperf_event.c302 hwc->sample_period = x86_pmu.max_period; in x86_setup_perfctr()
961 if (left > x86_pmu.max_period) in x86_perf_event_set_period()
962 left = x86_pmu.max_period; in x86_perf_event_set_period()
1401 pr_info("... max period: %016Lx\n", x86_pmu.max_period); in init_hw_perf_events()
Dperf_event.h327 u64 max_period; member
Dperf_event_intel.c1477 .max_period = (1ULL << 31) - 1,
1615 .max_period = (1ULL << 31) - 1,
Dperf_event_p4.c1307 .max_period = (1ULL << (ARCH_P4_CNTRVAL_BITS - 1)) - 1,
/arch/arm/kernel/
Dperf_event.c173 if (left > (s64)armpmu->max_period) in armpmu_event_set_period()
174 left = armpmu->max_period; in armpmu_event_set_period()
201 delta = (new_raw_count - prev_raw_count) & armpmu->max_period; in armpmu_event_update()
532 hwc->sample_period = armpmu->max_period >> 1; in __hw_perf_event_init()
Dperf_event_v6.c667 .max_period = (1LLU << 32) - 1,
702 .max_period = (1LLU << 32) - 1,
Dperf_event_xscale.c452 .max_period = (1LLU << 32) - 1,
822 .max_period = (1LLU << 32) - 1,
Dperf_event_v7.c1247 .max_period = (1LLU << 32) - 1,
/arch/mips/kernel/
Dperf_event_mipsxx.c85 u64 max_period; member
389 if (left > mipspmu.max_period) { in mipspmu_event_set_period()
390 left = mipspmu.max_period; in mipspmu_event_set_period()
1259 hwc->sample_period = mipspmu.max_period; in __hw_perf_event_init()
1584 mipspmu.max_period = (1ULL << 63) - 1; in init_hw_perf_events()
1591 mipspmu.max_period = (1ULL << 31) - 1; in init_hw_perf_events()