Home
last modified time | relevance | path

Searched refs:mfd (Results 1 – 9 of 9) sorted by relevance

/arch/powerpc/boot/
Dmpc8xx.c27 int mfi, mfn, mfd, pdf, div; in mpc885_get_clock() local
47 mfd = (plprcr >> 22) & 0x1f; in mpc885_get_clock()
53 ret += crystal * mfn / (mfd + 1); in mpc885_get_clock()
/arch/m68k/platform/532x/
Dconfig.c328 int fref, temp, fout, mfd; in clock_pll() local
335 mfd = MCF_PLL_PFDR; in clock_pll()
337 return (fref * mfd / (BUSDIV * 4)); in clock_pll()
351 mfd = 4 * BUSDIV * temp / 100; in clock_pll()
354 fout = (fref * mfd / (BUSDIV * 4)); in clock_pll()
378 MCF_PLL_PFDR = mfd; in clock_pll()
/arch/um/drivers/
Dslip_user.c130 int sfd, mfd, err; in slip_open() local
138 mfd = err; in slip_open()
140 err = open(ptsname(mfd), O_RDWR, 0); in slip_open()
181 return mfd; in slip_open()
185 close(mfd); in slip_open()
/arch/arm/plat-mxc/
Dclock.c216 unsigned int mfi, mfn, mfd, pd; in mxc_decode_pll() local
220 mfd = (reg_val >> 16) & 0x3ff; in mxc_decode_pll()
238 do_div(ll, mfd + 1); in mxc_decode_pll()
/arch/arm/mach-imx/
Dclock-imx21.c491 unsigned long mfi = 0, mfn = 0, mfd = 0, pdf = 0; in get_mpll_clk() local
498 mfd = (reg & CCM_MPCTL0_MFD_MASK) >> CCM_MPCTL0_MFD_OFFSET; in get_mpll_clk()
504 do_div(temp, mfd + 1); in get_mpll_clk()
536 unsigned long mfi = 0, mfn = 0, mfd = 0, pdf = 0; in get_spll_clk() local
543 mfd = (reg & CCM_SPCTL0_MFD_MASK) >> CCM_SPCTL0_MFD_OFFSET; in get_spll_clk()
549 do_div(temp, mfd + 1); in get_spll_clk()
Dclock-mx51-mx53.c174 long mfi, mfn, mfd, pdf, ref_clk, mfn_abs; in clk_pll_get_rate() local
200 mfd = dp_mfd & MXC_PLL_DP_MFD_MASK; in clk_pll_get_rate()
214 do_div(temp, mfd + 1); in clk_pll_get_rate()
227 long mfi, pdf, mfn, mfd = 999999; in _clk_pll_set_rate() local
256 __raw_writel(mfd, pllbase + MXC_PLL_DP_MFD); in _clk_pll_set_rate()
261 __raw_writel(mfd, pllbase + MXC_PLL_DP_HFS_MFD); in _clk_pll_set_rate()
Dclock-imx6q.c582 u32 mfd = readl_relaxed(reg + PLL_DENOM_OFFSET); in pll_av_get_rate() local
586 return (parent_rate * div) + ((parent_rate / mfd) * mfn); in pll_av_get_rate()
594 u32 mfn, mfd = 1000000; in pll_av_set_rate() local
602 temp64 *= mfd; in pll_av_set_rate()
611 writel_relaxed(mfd, reg + PLL_DENOM_OFFSET); in pll_av_set_rate()
/arch/mips/include/asm/octeon/
Dcvmx-pcieep-defs.h250 uint32_t mfd:1; member
Dcvmx-pciercx-defs.h191 uint32_t mfd:1; member