Home
last modified time | relevance | path

Searched refs:omap_readw (Results 1 – 18 of 18) sorted by relevance

/arch/arm/mach-omap1/
Dlcd_dma.c42 if (omap_readw(OMAP_LCDC_CONTROL) & OMAP_LCDC_CTRL_LCD_EN) in omap_lcd_dma_running()
47 if (omap_readw(OMAP1610_DMA_LCD_CCR) & OMAP_DMA_CCR_EN) in omap_lcd_dma_running()
263 w = omap_readw(OMAP1610_DMA_LCD_CSDP); in set_b1_regs()
268 w = omap_readw(OMAP1610_DMA_LCD_CTRL); in set_b1_regs()
281 w = omap_readw(OMAP1610_DMA_LCD_CCR); in set_b1_regs()
295 w = omap_readw(OMAP1610_DMA_LCD_CTRL); in lcd_dma_irq_handler()
348 omap_writew(omap_readw(OMAP1610_DMA_LCD_CCR) & ~1, in omap_free_lcd_dma()
367 w = omap_readw(OMAP1610_DMA_LCD_CTRL); in omap_enable_lcd_dma()
373 w = omap_readw(OMAP1610_DMA_LCD_CCR); in omap_enable_lcd_dma()
392 w = omap_readw(OMAP1610_DMA_LCD_CCR); in omap_setup_lcd_dma()
[all …]
Dusb.c468 pr_debug("APLL %04x DPLL %04x REQ %04x\n", omap_readw(ULPD_APLL_CTRL), in omap_1510_usb_init()
469 omap_readw(ULPD_DPLL_CTRL), omap_readw(ULPD_SOFT_REQ)); in omap_1510_usb_init()
471 w = omap_readw(ULPD_APLL_CTRL); in omap_1510_usb_init()
475 w = omap_readw(ULPD_DPLL_CTRL); in omap_1510_usb_init()
479 w = omap_readw(ULPD_SOFT_REQ); in omap_1510_usb_init()
483 while (!(omap_readw(ULPD_DPLL_CTRL) & DPLL_LOCK)) in omap_1510_usb_init()
Dreset.c18 omap_writew(omap_readw(DPLL_CTL) & ~(1 << 4), DPLL_CTL); in omap1_restart()
Dio.c151 u16 omap_readw(u32 pa) in omap_readw() function
155 EXPORT_SYMBOL(omap_readw);
Dboard-nokia770.c234 omap_writew((omap_readw(0xfffb5008) & ~2), 0xfffb5008); in omap_nokia770_init()
236 omap_writew((omap_readw(0xfffb5004) & ~2), 0xfffb5004); in omap_nokia770_init()
Dclock_data.c803 reg = omap_readw(SOFT_REQ_REG) & (1 << 4); in omap1_clk_init()
851 "0x%04x\n", omap_readw(ARM_SYSST), omap_readw(DPLL_CTL), in omap1_clk_init()
852 omap_readw(ARM_CKCTL)); in omap1_clk_init()
865 unsigned pll_ctl_val = omap_readw(DPLL_CTL); in omap1_clk_init()
893 omap_writew(omap_readw(OMAP7XX_PCC_UPLD_CTRL) & ~0x1, in omap1_clk_init()
906 omap_writew(omap_readw(ARM_CKCTL) & 0x2fff, ARM_CKCTL); in omap1_clk_init()
908 omap_writew(omap_readw(ARM_CKCTL) & 0x0fff, ARM_CKCTL); in omap1_clk_init()
Dpm.c301 omap_writew(omap_readw(ARM_RSTCT1) & ~(1 << DSP_EN), ARM_RSTCT1); in omap1_pm_suspend()
305 omap_writew(omap_readw(ARM_CKCTL) & ~(1 << EN_DSPCK), ARM_CKCTL); in omap1_pm_suspend()
308 omap_writew(omap_readw(ARM_IDLECT2) | 1 << EN_APICK, ARM_IDLECT2); in omap1_pm_suspend()
362 omap_writew(omap_readw(ARM_IDLECT2) | 1 << EN_APICK, ARM_IDLECT2); in omap1_pm_suspend()
Dboard-htcherald.c483 reg = omap_readw(OMAP_DMA_LCD_CCR); in htcherald_lcd_init()
487 reg = omap_readw(OMAP_DMA_LCD_CTRL); in htcherald_lcd_init()
Dpm.h155 #define ULPD_SAVE(x) ulpd_sleep_save[ULPD_SLEEP_SAVE_##x] = omap_readw(x)
Dboard-voiceblue.c228 omap_writew(omap_readw(DPLL_CTL) & ~(1 << 4), DPLL_CTL); in voiceblue_restart()
Dclock.c169 int dsor = 1 << (3 & (omap_readw(ARM_CKCTL) >> clk->rate_offset)); in omap1_ckctl_recalc()
270 regval = omap_readw(ARM_CKCTL); in omap1_clk_set_rate_ckctl_arm()
Dboard-perseus2.c266 omap_writew(omap_readw(OMAP7XX_DSP_M_CTL) & ~1, OMAP7XX_DSP_M_CTL); in omap_perseus2_init()
Dboard-fsample.c298 omap_writew(omap_readw(OMAP7XX_DSP_M_CTL) & ~1, OMAP7XX_DSP_M_CTL); in omap_fsample_init()
Dboard-ams-delta.c493 omap_writew(omap_readw(ARM_RSTCT1) | 0x0004, ARM_RSTCT1); in ams_delta_init()
/arch/arm/mach-omap1/include/mach/
Dhardware.h13 extern u16 omap_readw(u32 pa);
/arch/arm/plat-omap/
Dusb.c92 w = omap_readw(ULPD_SOFT_REQ); in omap_otg_init()
96 w = omap_readw(ULPD_CLOCK_CTRL); in omap_otg_init()
/arch/arm/plat-omap/include/plat/
Dkeypad.h15 #define omap_readw(reg) 0 macro
Dusb.h122 static inline u16 omap_readw(u32 pa) in omap_readw() function