Home
last modified time | relevance | path

Searched refs:omap_writew (Results 1 – 21 of 21) sorted by relevance

/arch/arm/mach-omap1/
Dlcd_dma.c246 omap_writew(top >> 16, OMAP1510_DMA_LCD_TOP_F1_U); in set_b1_regs()
247 omap_writew(top, OMAP1510_DMA_LCD_TOP_F1_L); in set_b1_regs()
248 omap_writew(bottom >> 16, OMAP1510_DMA_LCD_BOT_F1_U); in set_b1_regs()
249 omap_writew(bottom, OMAP1510_DMA_LCD_BOT_F1_L); in set_b1_regs()
255 omap_writew(top >> 16, OMAP1610_DMA_LCD_TOP_B1_U); in set_b1_regs()
256 omap_writew(top, OMAP1610_DMA_LCD_TOP_B1_L); in set_b1_regs()
257 omap_writew(bottom >> 16, OMAP1610_DMA_LCD_BOT_B1_U); in set_b1_regs()
258 omap_writew(bottom, OMAP1610_DMA_LCD_BOT_B1_L); in set_b1_regs()
260 omap_writew(en, OMAP1610_DMA_LCD_SRC_EN_B1); in set_b1_regs()
261 omap_writew(fn, OMAP1610_DMA_LCD_SRC_FN_B1); in set_b1_regs()
[all …]
Dreset.c18 omap_writew(omap_readw(DPLL_CTL) & ~(1 << 4), DPLL_CTL); in omap1_restart()
19 omap_writew(0x8, ARM_RSTCT1); in omap1_restart()
22 omap_writew(1, ARM_RSTCT1); in omap1_restart()
Dio.c131 omap_writew(0x0, MPU_PUBLIC_TIPB_CNTL); in omap1_init_early()
132 omap_writew(0x0, MPU_PRIVATE_TIPB_CNTL); in omap1_init_early()
169 void omap_writew(u16 v, u32 pa) in omap_writew() function
173 EXPORT_SYMBOL(omap_writew);
Dpm.c231 omap_writew(0xffff, ULPD_SOFT_DISABLE_REQ_REG); in omap1_pm_suspend()
301 omap_writew(omap_readw(ARM_RSTCT1) & ~(1 << DSP_EN), ARM_RSTCT1); in omap1_pm_suspend()
305 omap_writew(omap_readw(ARM_CKCTL) & ~(1 << EN_DSPCK), ARM_CKCTL); in omap1_pm_suspend()
308 omap_writew(omap_readw(ARM_IDLECT2) | 1 << EN_APICK, ARM_IDLECT2); in omap1_pm_suspend()
362 omap_writew(omap_readw(ARM_IDLECT2) | 1 << EN_APICK, ARM_IDLECT2); in omap1_pm_suspend()
410 omap_writew(0, ULPD_SOFT_DISABLE_REQ_REG); in omap1_pm_suspend()
692 omap_writew(ULPD_SETUP_ANALOG_CELL_3_VAL, ULPD_SETUP_ANALOG_CELL_3); in omap_pm_init()
695 omap_writew(ULPD_POWER_CTRL_REG_VAL, ULPD_POWER_CTRL); in omap_pm_init()
Dboard-palmtt.c279 omap_writew(0x8000, OMAP_WDT_TIMER_MODE); in omap_mpu_wdt_mode()
281 omap_writew(0x00f5, OMAP_WDT_TIMER_MODE); in omap_mpu_wdt_mode()
282 omap_writew(0x00a0, OMAP_WDT_TIMER_MODE); in omap_mpu_wdt_mode()
Dboard-palmz71.c262 omap_writew(0x8000, OMAP_WDT_TIMER_MODE); in omap_mpu_wdt_mode()
264 omap_writew(0x00f5, OMAP_WDT_TIMER_MODE); in omap_mpu_wdt_mode()
265 omap_writew(0x00a0, OMAP_WDT_TIMER_MODE); in omap_mpu_wdt_mode()
Dclock_data.c804 omap_writew(reg, SOFT_REQ_REG); in omap1_clk_init()
806 omap_writew(0, SOFT_REQ_REG2); in omap1_clk_init()
855 omap_writew(0x1000, ARM_SYSST); in omap1_clk_init()
893 omap_writew(omap_readw(OMAP7XX_PCC_UPLD_CTRL) & ~0x1, in omap1_clk_init()
906 omap_writew(omap_readw(ARM_CKCTL) & 0x2fff, ARM_CKCTL); in omap1_clk_init()
908 omap_writew(omap_readw(ARM_CKCTL) & 0x0fff, ARM_CKCTL); in omap1_clk_init()
911 omap_writew(0, ARM_RSTCT1); in omap1_clk_init()
912 omap_writew(1, ARM_RSTCT2); in omap1_clk_init()
913 omap_writew(0x400, ARM_IDLECT1); in omap1_clk_init()
920 omap_writew(0x0000, ARM_IDLECT2); /* Turn LCD clock off also */ in omap1_clk_init()
Dboard-nokia770.c234 omap_writew((omap_readw(0xfffb5008) & ~2), 0xfffb5008); in omap_nokia770_init()
236 omap_writew((omap_readw(0xfffb5004) & ~2), 0xfffb5004); in omap_nokia770_init()
Dboard-voiceblue.c228 omap_writew(omap_readw(DPLL_CTL) & ~(1 << 4), DPLL_CTL); in voiceblue_restart()
229 omap_writew(0x8, ARM_RSTCT1); in voiceblue_restart()
Dusb.c473 omap_writew(w, ULPD_APLL_CTRL); in omap_1510_usb_init()
477 omap_writew(w, ULPD_DPLL_CTRL); in omap_1510_usb_init()
481 omap_writew(w, ULPD_SOFT_REQ); in omap_1510_usb_init()
Dtimer32k.c91 omap_writew(val, OMAP1_32K_TIMER_BASE + reg); in omap_32k_timer_write()
Dboard-htcherald.c485 omap_writew(reg, OMAP_DMA_LCD_CCR); in htcherald_lcd_init()
489 omap_writew(reg, OMAP_DMA_LCD_CTRL); in htcherald_lcd_init()
Dpm.h156 #define ULPD_RESTORE(x) omap_writew((ulpd_sleep_save[ULPD_SLEEP_SAVE_##x]), (x))
Dboard-perseus2.c266 omap_writew(omap_readw(OMAP7XX_DSP_M_CTL) & ~1, OMAP7XX_DSP_M_CTL); in omap_perseus2_init()
Dboard-fsample.c298 omap_writew(omap_readw(OMAP7XX_DSP_M_CTL) & ~1, OMAP7XX_DSP_M_CTL); in omap_fsample_init()
Dboard-ams-delta.c493 omap_writew(omap_readw(ARM_RSTCT1) | 0x0004, ARM_RSTCT1); in ams_delta_init()
Dclock.c274 omap_writew(regval, ARM_CKCTL); in omap1_clk_set_rate_ckctl_arm()
/arch/arm/mach-omap1/include/mach/
Dhardware.h16 extern void omap_writew(u16 v, u32 pa);
/arch/arm/plat-omap/
Dusb.c94 omap_writew(w, ULPD_SOFT_REQ); in omap_otg_init()
99 omap_writew(w, ULPD_CLOCK_CTRL); in omap_otg_init()
/arch/arm/plat-omap/include/plat/
Dkeypad.h16 #define omap_writew(val, reg) do {} while (0) macro
Dusb.h138 static inline void omap_writew(u16 v, u32 pa) in omap_writew() function