Home
last modified time | relevance | path

Searched refs:phys_base (Results 1 – 25 of 30) sorted by relevance

12

/arch/x86/mm/
Dphysaddr.c16 x += phys_base; in __phys_addr()
32 x += phys_base; in __virt_addr_valid()
/arch/sparc/kernel/
Dsetup_32.c282 phys_base = 0xffffffffUL; in setup_arch()
287 if (sp_banks[i].base_addr < phys_base) in setup_arch()
288 phys_base = sp_banks[i].base_addr; in setup_arch()
294 pfn_base = phys_base >> PAGE_SHIFT; in setup_arch()
/arch/sparc/include/asm/
Dpage_32.h132 extern unsigned long phys_base;
135 #define __pa(x) ((unsigned long)(x) - PAGE_OFFSET + phys_base)
136 #define __va(x) ((void *)((unsigned long) (x) - phys_base + PAGE_OFFSET))
Dpgtable_32.h121 extern unsigned long phys_base;
449 unsigned long long offset, space, phys_base; in io_remap_pfn_range() local
453 phys_base = offset | (space << 32ULL); in io_remap_pfn_range()
455 return remap_pfn_range(vma, from, phys_base >> PAGE_SHIFT, size, prot); in io_remap_pfn_range()
Dpgtable_64.h776 unsigned long phys_base; in io_remap_pfn_range() local
778 phys_base = offset | (((unsigned long) space) << 32UL); in io_remap_pfn_range()
780 return remap_pfn_range(vma, from, phys_base >> PAGE_SHIFT, size, prot); in io_remap_pfn_range()
Dleon.h371 #define _pfn_valid(pfn) ((pfn < last_valid_pfn) && (pfn >= PFN(phys_base)))
/arch/sparc/mm/
Dinit_32.c42 unsigned long phys_base; variable
43 EXPORT_SYMBOL(phys_base);
215 initrd_start = sparc_ramdisk_image + phys_base; in bootmem_init()
269 initrd_start = (initrd_start - phys_base) + PAGE_OFFSET; in bootmem_init()
270 initrd_end = (initrd_end - phys_base) + PAGE_OFFSET; in bootmem_init()
274 size = (start_pfn << PAGE_SHIFT) - phys_base; in bootmem_init()
275 reserve_bootmem(phys_base, size, BOOTMEM_DEFAULT); in bootmem_init()
Dinit_64.c702 static void __init find_ramdisk(unsigned long phys_base) in find_ramdisk() argument
725 ramdisk_image += phys_base; in find_ramdisk()
1367 static unsigned long __init bootmem_init(unsigned long phys_base) in bootmem_init() argument
1374 min_low_pfn = (phys_base >> PAGE_SHIFT); in bootmem_init()
1709 unsigned long end_pfn, shift, phys_base; in paging_init() local
1775 phys_base = 0xffffffffffffffffUL; in paging_init()
1777 phys_base = min(phys_base, pavail[i].phys_addr); in paging_init()
1783 find_ramdisk(phys_base); in paging_init()
1847 last_valid_pfn = end_pfn = bootmem_init(phys_base); in paging_init()
Dsrmmu.c1202 static void __init do_large_mapping(unsigned long vaddr, unsigned long phys_base) in do_large_mapping() argument
1207 big_pte = KERNEL_PTE(phys_base >> 4); in do_large_mapping()
1245 if (phys_base > 0) { in map_kernel()
1246 do_large_mapping(PAGE_OFFSET, phys_base); in map_kernel()
/arch/arm/plat-omap/include/plat/
Dnand.h29 unsigned long phys_base; member
Ddmtimer.h259 unsigned long phys_base; member
/arch/x86/include/asm/
Dpage_64_types.h59 extern unsigned long phys_base;
/arch/arm/mach-pxa/
Dirq.c60 static unsigned long phys_base[] = { in irq_base() local
66 return io_p2v(phys_base[i]); in irq_base()
/arch/mips/powertv/asic/
Dasic_devices.c229 static void __init set_register_map(unsigned long phys_base, in set_register_map() argument
232 asic_phy_base = phys_base; in set_register_map()
235 asic_base = (unsigned long)ioremap_nocache(phys_base, ASIC_IO_SIZE); in set_register_map()
/arch/arm/mach-omap2/
Dtimer.c158 timer->phys_base = oh->slaves[0]->addr->pa_start; in omap_dm_timer_init_one()
159 size = oh->slaves[0]->addr->pa_end - timer->phys_base; in omap_dm_timer_init_one()
162 timer->io_base = ioremap(timer->phys_base, size); in omap_dm_timer_init_one()
Dgpmc-nand.c93 &gpmc_nand_data->phys_base); in gpmc_nand_init()
/arch/x86/kernel/
Dhead_64.S137 addq %rbp, phys_base(%rip)
169 addq phys_base(%rip), %rax
409 ENTRY(phys_base)
Dmachine_kexec_64.c348 VMCOREINFO_SYMBOL(phys_base); in arch_crash_save_vmcoreinfo()
/arch/arm/mach-davinci/
Dclock.h77 u32 phys_base; member
Dclock.c568 if (pll->phys_base && !pll->base) { in davinci_clk_init()
569 pll->base = ioremap(pll->phys_base, SZ_4K); in davinci_clk_init()
Ddm644x.c47 .phys_base = DAVINCI_PLL1_BASE,
52 .phys_base = DAVINCI_PLL2_BASE,
Ddm646x.c56 .phys_base = DAVINCI_PLL1_BASE,
61 .phys_base = DAVINCI_PLL2_BASE,
Ddm355.c46 .phys_base = DAVINCI_PLL1_BASE,
52 .phys_base = DAVINCI_PLL2_BASE,
/arch/ia64/pci/
Dpci.c141 new_space (u64 phys_base, int sparse) in new_space() argument
146 if (phys_base == 0) in new_space()
149 mmio_base = (u64) ioremap(phys_base, 0); in new_space()
/arch/arm/plat-pxa/
Dssp.c126 ssp->phys_base = res->start; in pxa_ssp_probe()

12