Home
last modified time | relevance | path

Searched refs:set_bit (Results 1 – 25 of 117) sorted by relevance

12345

/arch/sh/kernel/cpu/sh5/
Dprobe.c68 set_bit(SH_CACHE_MODE_WT, &(boot_cpu_data.dcache.flags)); in cpu_probe()
70 set_bit(SH_CACHE_MODE_WB, &(boot_cpu_data.dcache.flags)); in cpu_probe()
/arch/sparc/lib/
Dbitops.S80 .globl set_bit symbol
81 .type set_bit,#function
82 set_bit: /* %o0=nr, %o1=addr */ label
99 .size set_bit, .-set_bit
/arch/mips/cavium-octeon/
Docteon-irq.c241 set_bit(cd.s.bit, pen); in octeon_irq_ciu_enable()
247 set_bit(cd.s.bit, pen); in octeon_irq_ciu_enable()
264 set_bit(cd.s.bit, pen); in octeon_irq_ciu_enable_local()
270 set_bit(cd.s.bit, pen); in octeon_irq_ciu_enable_local()
345 set_bit(cd.s.bit, pen); in octeon_irq_ciu_enable_all()
354 set_bit(cd.s.bit, pen); in octeon_irq_ciu_enable_all()
380 set_bit(cd.s.bit, &per_cpu(octeon_irq_ciu0_en_mirror, cpu)); in octeon_irq_ciu_enable_v2()
384 set_bit(cd.s.bit, &per_cpu(octeon_irq_ciu1_en_mirror, cpu)); in octeon_irq_ciu_enable_v2()
403 set_bit(cd.s.bit, &__get_cpu_var(octeon_irq_ciu0_en_mirror)); in octeon_irq_ciu_enable_local_v2()
407 set_bit(cd.s.bit, &__get_cpu_var(octeon_irq_ciu1_en_mirror)); in octeon_irq_ciu_enable_local_v2()
[all …]
/arch/powerpc/platforms/cell/
Dcbe_powerbutton.c65 set_bit(EV_KEY, dev->evbit); in cbe_powerbutton_init()
66 set_bit(KEY_POWER, dev->keybit); in cbe_powerbutton_init()
/arch/powerpc/mm/
Dpgtable.c96 set_bit(PG_arch_1, &pg->flags); in set_pte_filter()
134 set_bit(PG_arch_1, &pg->flags); in set_pte_filter()
175 set_bit(PG_arch_1, &pg->flags); in set_access_flags_filter()
/arch/x86/platform/olpc/
Dolpc-xo1-sci.c415 set_bit(EV_KEY, power_button_idev->evbit); in setup_power_button()
416 set_bit(KEY_POWER, power_button_idev->keybit); in setup_power_button()
446 set_bit(EV_SW, ebook_switch_idev->evbit); in setup_ebook_switch()
447 set_bit(SW_TABLET_MODE, ebook_switch_idev->swbit); in setup_ebook_switch()
477 set_bit(EV_SW, lid_switch_idev->evbit); in setup_lid_switch()
478 set_bit(SW_LID, lid_switch_idev->swbit); in setup_lid_switch()
/arch/x86/boot/
Dbitops.h38 static inline void set_bit(int nr, void *addr) in set_bit() function
Dcpucheck.c115 set_bit(X86_FEATURE_FPU, cpu.flags); in get_flags()
225 set_bit(X86_FEATURE_CX8, cpu.flags); in check_cpu()
/arch/tile/lib/
Dcpumask.c45 set_bit(a, maskp); in bitmap_parselist_crop()
/arch/sparc/include/asm/
Dbitops_64.h20 extern void set_bit(unsigned long nr, volatile unsigned long *addr);
Dbitops_32.h41 static inline void set_bit(unsigned long nr, volatile unsigned long *addr) in set_bit() function
/arch/ia64/include/asm/
Dsync_bitops.h15 set_bit(nr, addr); in sync_set_bit()
Dtlbflush.h56 set_bit(mm->context, ia64_ctx.flushmap); in flush_tlb_mm()
/arch/sh/kernel/cpu/irq/
Dimask.c67 set_bit(irq, imask_mask); in unmask_imask_irq()
/arch/s390/kernel/
Dtime.c491 set_bit(CLOCK_SYNC_HAS_ETR, &clock_sync_flags); in etr_reset()
493 set_bit(CLOCK_SYNC_ETR, &clock_sync_flags); in etr_reset()
513 set_bit(ETR_EVENT_PORT0_CHANGE, &etr_events); in etr_init()
517 set_bit(ETR_EVENT_PORT1_CHANGE, &etr_events); in etr_init()
579 set_bit(ETR_EVENT_PORT0_CHANGE, &etr_events); in etr_timing_alert()
582 set_bit(ETR_EVENT_PORT1_CHANGE, &etr_events); in etr_timing_alert()
588 set_bit(ETR_EVENT_PORT_ALERT, &etr_events); in etr_timing_alert()
594 set_bit(ETR_EVENT_UPDATE, &etr_events); in etr_timeout()
1207 set_bit(CLOCK_SYNC_ETR, &clock_sync_flags); in etr_online_store()
1210 set_bit(ETR_EVENT_PORT0_CHANGE, &etr_events); in etr_online_store()
[all …]
/arch/xtensa/mm/
Dcache.c82 set_bit(PG_arch_1, &page->flags); in flush_dcache_page()
186 set_bit(PG_arch_1, &page->flags); in update_mmu_cache()
/arch/h8300/include/asm/
Dbitops.h71 H8300_GEN_BITOP(set_bit ,"bset")
74 #define __set_bit(nr,addr) set_bit((nr),(addr))
/arch/m68k/include/asm/
Dbitops.h58 #define set_bit(nr, vaddr) bset_reg_set_bit(nr, vaddr) macro
60 #define set_bit(nr, vaddr) bset_mem_set_bit(nr, vaddr) macro
62 #define set_bit(nr, vaddr) (__builtin_constant_p(nr) ? \ macro
67 #define __set_bit(nr, vaddr) set_bit(nr, vaddr)
/arch/tile/include/asm/
Dbitops_32.h36 static inline void set_bit(unsigned nr, volatile unsigned long *addr) in set_bit() function
/arch/unicore32/mm/
Dflush.c94 set_bit(PG_dcache_clean, &page->flags); in flush_dcache_page()
/arch/x86/include/asm/
Dcpufeature.h244 #define set_cpu_cap(c, bit) set_bit(bit, (unsigned long *)((c)->x86_capability))
248 set_bit(bit, (unsigned long *)cpu_caps_cleared); \
252 set_bit(bit, (unsigned long *)cpu_caps_set); \
/arch/powerpc/platforms/pasemi/
Ddma_lib.c145 set_bit(chan, txch_free); in pasemi_free_tx_chan()
164 set_bit(chan, rxch_free); in pasemi_free_rx_chan()
413 set_bit(flag, flags_free); in pasemi_dma_free_flag()
478 set_bit(fun, fun_free); in pasemi_dma_free_fun()
/arch/sh/include/asm/
Dbitops-grb.h4 static inline void set_bit(int nr, volatile void * addr) in set_bit() function
Dbitops-llsc.h4 static inline void set_bit(int nr, volatile void *addr) in set_bit() function
/arch/cris/include/asm/
Dbitops.h36 #define set_bit(nr, addr) (void)test_and_set_bit(nr, addr) macro

12345