Home
last modified time | relevance | path

Searched refs:vals (Results 1 – 4 of 4) sorted by relevance

/arch/c6x/platforms/
Ddscr.c299 u32 vals[3]; in dscr_parse_silicon_rev() local
302 err = of_property_read_u32_array(node, "ti,dscr-silicon-rev", vals, 3); in dscr_parse_silicon_rev()
304 c6x_silicon_rev = soc_readl(base + vals[0]); in dscr_parse_silicon_rev()
305 c6x_silicon_rev >>= vals[1]; in dscr_parse_silicon_rev()
306 c6x_silicon_rev &= vals[2]; in dscr_parse_silicon_rev()
330 u32 vals[10], fuse; in dscr_parse_mac_fuse() local
334 vals, 10); in dscr_parse_mac_fuse()
339 fuse = soc_readl(base + vals[f * 5]); in dscr_parse_mac_fuse()
341 if (vals[j] && vals[j] <= 6) in dscr_parse_mac_fuse()
342 c6x_fuse_mac[vals[j] - 1] = fuse >> i; in dscr_parse_mac_fuse()
[all …]
/arch/tile/kernel/
Dbacktrace.c106 static const int vals[2] = { TREG_SP, TREG_SP }; in bt_has_addi_sp() local
109 find_matching_insn(bundle, TILE_OPC_ADDI, vals, 2); in bt_has_addi_sp()
111 insn = find_matching_insn(bundle, TILE_OPC_ADDLI, vals, 2); in bt_has_addi_sp()
114 insn = find_matching_insn(bundle, TILEGX_OPC_ADDXLI, vals, 2); in bt_has_addi_sp()
116 insn = find_matching_insn(bundle, TILEGX_OPC_ADDXI, vals, 2); in bt_has_addi_sp()
198 static const int vals[2] = { 52, TREG_SP }; in bt_has_move_r52_sp() local
199 return find_matching_insn(bundle, TILE_OPC_MOVE, vals, 2) != NULL; in bt_has_move_r52_sp()
205 static const int vals[2] = { TREG_SP, TREG_LR }; in bt_has_sw_sp_lr() local
206 return find_matching_insn(bundle, OPCODE_STORE, vals, 2) != NULL; in bt_has_sw_sp_lr()
233 static const int vals[2] = { TREG_SP, TREG_SP }; in bt_has_add_sp() local
[all …]
/arch/arm/plat-s3c24xx/
Dcpu-freq.c696 struct cpufreq_frequency_table *vals; in s3c_plltab_register() local
701 vals = kmalloc(size, GFP_KERNEL); in s3c_plltab_register()
702 if (vals) { in s3c_plltab_register()
703 memcpy(vals, plls, size); in s3c_plltab_register()
704 pll_reg = vals; in s3c_plltab_register()
708 vals += plls_no; in s3c_plltab_register()
709 vals->frequency = CPUFREQ_TABLE_END; in s3c_plltab_register()
715 return vals ? 0 : -ENOMEM; in s3c_plltab_register()
/arch/arm/plat-samsung/include/plat/
Dcpu-freq-core.h101 struct s3c_pllval *vals; member