Home
last modified time | relevance | path

Searched refs:MD2 (Results 1 – 7 of 7) sorted by relevance

/drivers/net/wan/
Dhd64572.c375 u8 md2 = sca_in(msci + MD2, card); in sca_set_port()
420 sca_out(md2, msci + MD2, card); in sca_set_port()
454 sca_out(md2, msci + MD2, card); in sca_open()
550 sca_in(get_msci(port) + MD2, card), in sca_dump_rings()
Dhd64570.c412 u8 md2 = sca_in(msci + MD2, card); in sca_set_port()
456 sca_out(md2, msci + MD2, card); in sca_set_port()
490 sca_out(md2, msci + MD2, card); in sca_open()
602 sca_in(get_msci(port) + MD2, card), in sca_dump_rings()
Dhd64570.h61 #define MD2 0x10 /* Mode 2 */ macro
Dhd64572.h67 #define MD2 0x13a /* Mode reg 2 */ macro
Dpc300_drv.c2429 cpc_readb(scabase + M_REG(MD2, ch)), in cpc_sca_status()
2770 cpc_writeb(card->hw.scabase + M_REG(MD2, ch), in cpc_ioctl()
2771 cpc_readb(card->hw.scabase + M_REG(MD2, ch)) | in cpc_ioctl()
2799 cpc_writeb(card->hw.scabase + M_REG(MD2, ch), in cpc_ioctl()
2800 cpc_readb(card->hw.scabase + M_REG(MD2, ch)) | in cpc_ioctl()
2900 cpc_writeb(scabase + M_REG(MD2, ch), md2); in ch_config()
/drivers/media/dvb/frontends/
Dtda18271c2dd.c72 MPD, MD1, MD2, MD3, enumerator
346 state->m_Regs[MD2] = ((MainDiv >> 8) & 0xFF); in CalcMainPLL()
791 state->m_Regs[MD2] = 0x08; in FixedContentsI2CUpdate()
834 state->m_Regs[MD2] = 0x1A; in FixedContentsI2CUpdate()
865 state->m_Regs[MD2] = 0xCD; in FixedContentsI2CUpdate()
/drivers/tty/
Dsynclinkmp.c326 #define MD2 0x30 macro
4029 write_reg(info, MD2, (unsigned char)(read_reg(info, MD2) | (BIT1 + BIT0))); in enable_loopback()
4047 write_reg(info, MD2, (unsigned char)(read_reg(info, MD2) & ~(BIT1 + BIT0))); in enable_loopback()
4431 write_reg(info, MD2, RegValue); in async_mode()
4593 write_reg(info, MD2, RegValue); in hdlc_mode()