Home
last modified time | relevance | path

Searched refs:RATE_18M (Results 1 – 16 of 16) sorted by relevance

/drivers/staging/vt6655/
Dbssdb.c76 {RATE_18M, RATE_18M, RATE_12M, RATE_12M, RATE_12M},
77 {RATE_24M, RATE_24M, RATE_18M, RATE_12M, RATE_12M},
78 {RATE_36M, RATE_36M, RATE_24M, RATE_18M, RATE_18M},
83 {RATE_18M, RATE_18M, RATE_12M, RATE_6M, RATE_6M},
84 {RATE_24M, RATE_24M, RATE_18M, RATE_6M, RATE_6M},
87 {RATE_54M, RATE_54M, RATE_36M, RATE_18M, RATE_18M}
1433 (wRate < RATE_18M) ) { in BSSvUpdateNodeTxCounter()
1439 wFallBackRate = awHWRetry0[wRate-RATE_18M][byTxRetry]; in BSSvUpdateNodeTxCounter()
1443 wFallBackRate = awHWRetry0[wRate-RATE_18M][4]; in BSSvUpdateNodeTxCounter()
1447 wFallBackRate = awHWRetry1[wRate-RATE_18M][byTxRetry]; in BSSvUpdateNodeTxCounter()
[all …]
Drxtx.c89 {RATE_12M, RATE_18M, RATE_24M, RATE_36M, RATE_48M}, // fallback_rate0
90 {RATE_12M, RATE_12M, RATE_18M, RATE_24M, RATE_36M}, // fallback_rate1
93 {RATE_12M, RATE_18M, RATE_24M, RATE_24M, RATE_36M}, // fallback_rate0
94 {RATE_6M , RATE_6M, RATE_12M, RATE_12M, RATE_18M}, // fallback_rate1
527 if (wRate < RATE_18M) in s_uGetDataDuration()
528 wRate = RATE_18M; in s_uGetDataDuration()
533 …GetTxRsvTime(pDevice, byPktType, cbLastFragmentSize, wFB_Opt0[FB_RATE0][wRate-RATE_18M], bNeedAck); in s_uGetDataDuration()
535 …= s_uGetTxRsvTime(pDevice, byPktType, cbFrameLength, wFB_Opt0[FB_RATE0][wRate-RATE_18M], bNeedAck); in s_uGetDataDuration()
538 if (wRate < RATE_18M) in s_uGetDataDuration()
539 wRate = RATE_18M; in s_uGetDataDuration()
[all …]
Dbaseband.c1938 case RATE_18M : in BBvCaculateParameter()
2692 if ( pDevice->uNumSQ3[RATE_18M] > ulMaxPacket ) { in s_ulGetRatio()
2695 pDevice->uNumSQ3[RATE_18M]; in s_ulGetRatio()
2699 ulMaxPacket = pDevice->uNumSQ3[RATE_18M]; in s_ulGetRatio()
2704 pDevice->uNumSQ3[RATE_18M] + pDevice->uNumSQ3[RATE_12M]; in s_ulGetRatio()
Dvntwifi.h46 #define RATE_18M 7 macro
DIEEE11h.c175 case RATE_18M: in s_bRxTPCReq()
Dcard.c170 case RATE_18M : in s_vCaculateOFDMRParameter()
316 s_vCaculateOFDMRParameter(RATE_18M, in s_vSetRSPINF()
1803 s_vCaculateOFDMRParameter(RATE_18M, in CARDvSetRSPINF()
Drf.c1032 case RATE_18M: in RFbSetPower()
/drivers/staging/vt6656/
Dbssdb.c76 {RATE_18M, RATE_18M, RATE_12M, RATE_12M, RATE_12M},
77 {RATE_24M, RATE_24M, RATE_18M, RATE_12M, RATE_12M},
78 {RATE_36M, RATE_36M, RATE_24M, RATE_18M, RATE_18M},
83 {RATE_18M, RATE_18M, RATE_12M, RATE_6M, RATE_6M},
84 {RATE_24M, RATE_24M, RATE_18M, RATE_6M, RATE_6M},
87 {RATE_54M, RATE_54M, RATE_36M, RATE_18M, RATE_18M}
1291 (wRate < RATE_18M) ) { in BSSvUpdateNodeTxCounter()
1295 wFallBackRate = awHWRetry0[wRate-RATE_18M][byTxRetry]; in BSSvUpdateNodeTxCounter()
1297 wFallBackRate = awHWRetry0[wRate-RATE_18M][4]; in BSSvUpdateNodeTxCounter()
1300 wFallBackRate = awHWRetry1[wRate-RATE_18M][byTxRetry]; in BSSvUpdateNodeTxCounter()
[all …]
Drxtx.c85 {RATE_12M, RATE_18M, RATE_24M, RATE_36M, RATE_48M}, // fallback_rate0
86 {RATE_12M, RATE_12M, RATE_18M, RATE_24M, RATE_36M}, // fallback_rate1
89 {RATE_12M, RATE_18M, RATE_24M, RATE_24M, RATE_36M}, // fallback_rate0
90 {RATE_6M , RATE_6M, RATE_12M, RATE_12M, RATE_18M}, // fallback_rate1
638 if (wRate < RATE_18M) in s_uGetDataDuration()
639 wRate = RATE_18M; in s_uGetDataDuration()
644 …GetTxRsvTime(pDevice, byPktType, cbLastFragmentSize, wFB_Opt0[FB_RATE0][wRate-RATE_18M], bNeedAck); in s_uGetDataDuration()
646 …= s_uGetTxRsvTime(pDevice, byPktType, cbFrameLength, wFB_Opt0[FB_RATE0][wRate-RATE_18M], bNeedAck); in s_uGetDataDuration()
649 if (wRate < RATE_18M) in s_uGetDataDuration()
650 wRate = RATE_18M; in s_uGetDataDuration()
[all …]
Ddatarate.h52 #define RATE_18M 7 macro
Dcard.c259 case RATE_18M : in CARDvCaculateOFDMRParameter()
399 CARDvCaculateOFDMRParameter (RATE_18M, in CARDvSetRSPINF()
Dbaseband.c851 case RATE_18M : in BBvCaculateParameter()
1441 pDevice->aulPktNum[RATE_18M]++; in BBvAntennaDiversity()
1442 pDevice->aulSQ3Val[RATE_18M] += bySQ3; in BBvAntennaDiversity()
Drf.c784 case RATE_18M: in RFbSetPower()
/drivers/staging/winbond/
Dmac_structures.h62 #define RATE_18M 36 macro
/drivers/net/wireless/rtlwifi/rtl8192de/
Dreg.h450 #define RATE_18M BIT(7) macro
/drivers/net/wireless/rtlwifi/rtl8192ce/
Dreg.h443 #define RATE_18M BIT(7) macro