Home
last modified time | relevance | path

Searched refs:ST1 (Results 1 – 7 of 7) sorted by relevance

/drivers/net/wan/
Dc101.c133 u8 stat = sca_in(MSCI0_OFFSET + ST1, port); /* read MSCI ST1 status */ in sca_msci_intr()
136 sca_out(stat & (ST1_UDRN | ST1_CDCD), MSCI0_OFFSET + ST1, port); in sca_msci_intr()
144 stat = sca_in(MSCI1_OFFSET + ST1, port); /* read MSCI1 ST1 status */ in sca_msci_intr()
146 sca_out(stat & ST1_CDCD, MSCI1_OFFSET + ST1, port); in sca_msci_intr()
238 sca_in(MSCI1_OFFSET + ST1, port), in c101_ioctl()
Dhd64570.h50 #define ST1 0x03 /* Status 1 */ macro
Dhd64572.c195 if (sca_in(msci + ST1, card) & ST1_CDCD) { in sca_msci_intr()
197 sca_out(ST1_CDCD, msci + ST1, card); in sca_msci_intr()
552 sca_in(get_msci(port) + ST1, card), in sca_dump_rings()
Dhd64570.c227 u8 stat = sca_in(msci + ST1, card); /* read MSCI ST1 status */ in sca_msci_intr()
230 sca_out(stat & (ST1_UDRN | ST1_CDCD), msci + ST1, card); in sca_msci_intr()
604 sca_in(get_msci(port) + ST1, card), in sca_dump_rings()
Dhd64572.h77 #define ST1 0x119 /* Status reg 1 */ macro
Dpc300_drv.c2132 u8 st1 = cpc_readb(scabase + M_REG(ST1, ch)); in sca_intr()
2135 cpc_writeb(scabase + M_REG(ST1, ch), st1); in sca_intr()
2440 cpc_readb(scabase + M_REG(ST1, ch)), in cpc_sca_status()
/drivers/block/
Dfloppy.c348 #define ST1 (reply_buffer[1]) macro
1362 } else if (ST1 & ST1_CRC) { in print_errors()
1365 } else if ((ST1 & (ST1_MAM | ST1_ND)) || in print_errors()
1378 ST0, ST1, ST2); in print_errors()
1404 if (ST1 & ST1_EOC) in interpret_errors()
1407 if (ST1 & ST1_WP) { in interpret_errors()
1412 } else if (ST1 & ST1_ND) { in interpret_errors()
1414 } else if (ST1 & ST1_OR) { in interpret_errors()
1515 if (DRS->track >= 0 && DRS->track != ST1 && !blind_seek) { in seek_interrupt()
1523 DRS->track = ST1; in seek_interrupt()
[all …]