Home
last modified time | relevance | path

Searched refs:WIDEXFER (Results 1 – 14 of 14) sorted by relevance

/drivers/scsi/aic7xxx/
Daic7770.c333 target_settings |= WIDEXFER; in aha2840_load_seeprom()
Daic7xxx_reg_print.c_shipped76 { "WIDEXFER", 0x80, 0x80 },
Daic7xxx_pci.c1472 scsirate |= WIDEXFER; in ahc_parse_pci_eeprom()
1478 scsirate |= WIDEXFER; in ahc_parse_pci_eeprom()
Daic7xxx_core.c2646 scsirate &= ~WIDEXFER; in ahc_set_width()
2648 scsirate |= WIDEXFER; in ahc_set_width()
3665 targ_scsirate & WIDEXFER, in ahc_parse_msg()
5533 | (scsirate & WIDEXFER); in ahc_init()
5537 if ((scsirate & ~WIDEXFER) == 0 && offset != 0) in ahc_init()
5570 if ((scsirate & WIDEXFER) != 0 in ahc_init()
Daic7xxx_reg.h_shipped235 #define WIDEXFER 0x80
Daic7xxx.seq1351 test SCSIRATE, WIDEXFER jz target_ITloop;
1582 test SCSIRATE, WIDEXFER jz mesgin_reject;
Daic7xxx.reg183 field WIDEXFER 0x80 /* Wide transfer control */
Daic79xx.seq1063 test A, WIDEXFER jz mesgin_reject;
1761 test NEGCONOPTS, WIDEXFER jz target_ITloop;
Daic79xx_reg.h_shipped1923 #define WIDEXFER 0x01
Daic79xx.reg2666 field WIDEXFER 0x01
Daic79xx_core.c4190 con_opts |= WIDEXFER; in ahd_update_neg_table()
/drivers/scsi/aic7xxx_old/
Daic7xxx_reg.h51 #define WIDEXFER 0x80 macro
Daic7xxx.reg162 bit WIDEXFER 0x80 /* Wide transfer control */
/drivers/scsi/
Daic7xxx_old.c2157 int rate_mod = (scsirate & WIDEXFER) ? 1 : 0; in aic7xxx_set_syncrate()
2213 scsirate &= ~WIDEXFER; in aic7xxx_set_width()
2215 scsirate |= WIDEXFER; in aic7xxx_set_width()
2229 lun, (scsirate & WIDEXFER) ? "Wide(16bit)" : "Narrow(8bit)" ); in aic7xxx_set_width()
4991 bus_width = new_bus_width = target_scsirate & WIDEXFER; in aic7xxx_parse_msg()
8681 if (aic_inb(p, TARG_SCSIRATE + i) & WIDEXFER) in aic7xxx_load_seeprom()
8695 if (aic_inb(p, TARG_SCSIRATE + i) & ~WIDEXFER) in aic7xxx_load_seeprom()