/drivers/edac/ |
D | edac_mc.c | 72 mci->nr_csrows, mci->csrows); in edac_mc_dump_mci() 189 mci->csrows = csi; in edac_mc_alloc() 515 edac_mc_dump_csrow(&mci->csrows[i]); in edac_mc_add_mc() 516 for (j = 0; j < mci->csrows[i].nr_channels; j++) in edac_mc_add_mc() 517 edac_mc_dump_channel(&mci->csrows[i]. in edac_mc_add_mc() 638 struct csrow_info *csrows = mci->csrows; in edac_mc_find_csrow_by_page() local 645 struct csrow_info *csrow = &csrows[i]; in edac_mc_find_csrow_by_page() 694 if (channel >= mci->csrows[row].nr_channels || channel < 0) { in edac_mc_handle_ce() 699 mci->csrows[row].nr_channels); in edac_mc_handle_ce() 710 mci->csrows[row].grain, syndrome, row, channel, in edac_mc_handle_ce() [all …]
|
D | i5100_edac.c | 436 csrow, mci->csrows[csrow].channels[0].label, msg); in i5100_handle_ce() 439 mci->csrows[csrow].ce_count++; in i5100_handle_ce() 440 mci->csrows[csrow].channels[0].ce_count++; in i5100_handle_ce() 458 csrow, mci->csrows[csrow].channels[0].label, msg); in i5100_handle_ue() 461 mci->csrows[csrow].ue_count++; in i5100_handle_ue() 853 mci->csrows[i].first_page = total_pages; in i5100_init_csrows() 854 mci->csrows[i].last_page = total_pages + npages - 1; in i5100_init_csrows() 855 mci->csrows[i].page_mask = 0UL; in i5100_init_csrows() 857 mci->csrows[i].nr_pages = npages; in i5100_init_csrows() 858 mci->csrows[i].grain = 32; in i5100_init_csrows() [all …]
|
D | amd76x_edac.c | 149 edac_mc_handle_ue(mci, mci->csrows[row].first_page, 0, in amd76x_process_error_info() 162 edac_mc_handle_ce(mci, mci->csrows[row].first_page, 0, in amd76x_process_error_info() 193 csrow = &mci->csrows[index]; in amd76x_init_csrows()
|
D | pasemi_edac.c | 113 edac_mc_handle_ue(mci, mci->csrows[cs].first_page, 0, in pasemi_edac_process_error_info() 119 edac_mc_handle_ce(mci, mci->csrows[cs].first_page, 0, in pasemi_edac_process_error_info() 142 csrow = &mci->csrows[index]; in pasemi_edac_init_csrows()
|
D | cell_edac.c | 36 struct csrow_info *csrow = &mci->csrows[0]; in cell_edac_count_ce() 58 struct csrow_info *csrow = &mci->csrows[0]; in cell_edac_count_ue() 126 struct csrow_info *csrow = &mci->csrows[0]; in cell_edac_init_csrows()
|
D | edac_mc_sysfs.c | 426 struct csrow_info *ri = &mci->csrows[row]; in mci_reset_counters_store() 526 struct csrow_info *csrow = &mci->csrows[csrow_idx]; in mci_size_mb_show() 937 csrow = &mci->csrows[i]; in edac_create_sysfs_mci_device() 956 kobject_put(&mci->csrows[i].kobj); in edac_create_sysfs_mci_device() 983 if (mci->csrows[i].nr_pages > 0) { in edac_remove_sysfs_mci_device() 985 kobject_put(&mci->csrows[i].kobj); in edac_remove_sysfs_mci_device()
|
D | sb_edac.c | 504 unsigned *csrows) in sbridge_get_active_channels() argument 511 *csrows = 0; in sbridge_get_active_channels() 544 (*csrows)++; in sbridge_get_active_channels() 549 *channels, *csrows); in sbridge_get_active_channels() 637 csr = &mci->csrows[csrow]; in get_dimm_config() 1685 int rc, channels, csrows; in sbridge_register_mci() local 1688 rc = sbridge_get_active_channels(sbridge_dev->bus, &channels, &csrows); in sbridge_register_mci() 1693 mci = edac_mc_alloc(sizeof(*pvt), csrows, channels, sbridge_dev->mc); in sbridge_register_mci()
|
D | i82975x_edac.c | 309 chan = (mci->csrows[row].nr_channels == 1) ? 0 : info->eap & 1; in i82975x_process_error_info() 312 (1 << mci->csrows[row].grain)); in i82975x_process_error_info() 388 csrow = &mci->csrows[index]; in i82975x_init_csrows()
|
D | i3000_edac.c | 239 multi_chan = mci->csrows[0].nr_channels - 1; in i3000_process_error_info() 381 struct csrow_info *csrow = &mci->csrows[i]; in i3000_probe1()
|
D | i82875p_edac.c | 229 multi_chan = mci->csrows[0].nr_channels - 1; in i82875p_process_error_info() 361 csrow = &mci->csrows[index]; in i82875p_init_csrows()
|
D | i7core_edac.c | 535 unsigned *csrows) in i7core_get_active_channels() argument 542 *csrows = 0; in i7core_get_active_channels() 585 (*csrows)++; in i7core_get_active_channels() 717 csr = &mci->csrows[csrow]; in get_dimm_config() 2247 int rc, channels, csrows; in i7core_register_mci() local 2250 rc = i7core_get_active_channels(i7core_dev->socket, &channels, &csrows); in i7core_register_mci() 2255 mci = edac_mc_alloc(sizeof(*pvt), csrows, channels, i7core_dev->socket); in i7core_register_mci()
|
D | cpc925_edac.c | 349 csrow = &mci->csrows[index]; in cpc925_init_csrows() 460 if (mci->csrows[rank].first_page == 0) { in cpc925_mc_get_pfn() 468 pa = mci->csrows[rank].first_page << PAGE_SHIFT; in cpc925_mc_get_pfn()
|
D | tile_edac.c | 84 struct csrow_info *csrow = &mci->csrows[0]; in tile_edac_init_csrows()
|
D | i82860_edac.c | 155 csrow = &mci->csrows[index]; in i82860_init_csrows()
|
D | r82600_edac.c | 229 csrow = &mci->csrows[index]; in r82600_init_csrows()
|
D | i82443bxgx_edac.c | 199 csrow = &mci->csrows[index]; in i82443bxgx_init_csrows()
|
D | x38_edac.c | 369 struct csrow_info *csrow = &mci->csrows[i]; in x38_probe1()
|
D | i3200_edac.c | 372 struct csrow_info *csrow = &mci->csrows[i]; in i3200_probe1()
|
D | mpc85xx_edac.c | 816 csrow = &mci->csrows[row_index]; in mpc85xx_mc_check() 931 csrow = &mci->csrows[index]; in mpc85xx_init_csrows()
|
D | e7xxx_edac.c | 370 csrow = &mci->csrows[index]; in e7xxx_init_csrows()
|
D | ppc4xx_edac.c | 922 struct csrow_info *csi = &mci->csrows[row]; in ppc4xx_edac_init_csrows()
|
D | mv64x60_edac.c | 666 csrow = &mci->csrows[0]; in mv64x60_init_csrows()
|
D | i7300_edac.c | 816 p_csrow = &mci->csrows[slot]; in i7300_init_csrows()
|
D | amd64_edac.c | 1635 for (chan = 0; chan < mci->csrows[csrow].nr_channels; chan++) in f1x_map_sysaddr_to_csrow() 2198 csrow = &mci->csrows[i]; in init_csrows()
|
D | i5400_edac.c | 1171 p_csrow = &mci->csrows[csrow]; in i5400_init_csrows()
|