Home
last modified time | relevance | path

Searched refs:regval (Results 1 – 25 of 95) sorted by relevance

1234

/drivers/media/video/cx23885/
Dcx23885-417.c288 u32 regval; in cx23885_mc417_init() local
293 regval = MC417_SPD_CTL(MC417_SPD_CTL_FAST) | in cx23885_mc417_init()
296 cx_write(MC417_CTL, regval); in cx23885_mc417_init()
299 regval = MC417_MIRDY; in cx23885_mc417_init()
300 cx_write(MC417_OEN, regval); in cx23885_mc417_init()
303 regval = MC417_MIWR | MC417_MIRD | MC417_MICS; in cx23885_mc417_init()
304 cx_write(MC417_RWD, regval); in cx23885_mc417_init()
324 u32 regval; in mc417_register_write() local
332 regval = MC417_MIRD | MC417_MIRDY | MCI_REGISTER_DATA_BYTE0 | in mc417_register_write()
334 cx_write(MC417_RWD, regval); in mc417_register_write()
[all …]
/drivers/rapidio/switches/
Dtsi57x.c123 u32 regval; in tsi57x_set_domain() local
131 TSI578_SP_MODE_GLBL, &regval); in tsi57x_set_domain()
133 regval & ~TSI578_SP_MODE_LUT_512); in tsi57x_set_domain()
145 u32 regval; in tsi57x_get_domain() local
151 TSI578_GLBL_ROUTE_BASE, &regval); in tsi57x_get_domain()
153 *sw_domain = (u8)(regval >> 24); in tsi57x_get_domain()
161 u32 regval; in tsi57x_em_init() local
170 TSI578_SP_MODE(portnum), &regval); in tsi57x_em_init()
173 regval & ~TSI578_SP_MODE_PW_DIS); in tsi57x_em_init()
179 &regval); in tsi57x_em_init()
[all …]
Didt_gen2.c200 u32 regval; in idtg2_get_domain() local
206 IDT_RIO_DOMAIN, &regval); in idtg2_get_domain()
208 *sw_domain = (u8)(regval & 0xff); in idtg2_get_domain()
216 u32 regval; in idtg2_em_init() local
241 rio_read_config_32(rdev, IDT_DEV_CTRL_1, &regval); in idtg2_em_init()
243 regval | IDT_DEV_CTRL_1_GENPW | IDT_DEV_CTRL_1_PRSTBEH); in idtg2_em_init()
259 rio_read_config_32(rdev, IDT_PORT_OPS(i), &regval); in idtg2_em_init()
261 IDT_PORT_OPS(i), regval | IDT_PORT_OPS_GENPW | in idtg2_em_init()
281 rio_read_config_32(rdev, IDT_LANE_CTRL(i), &regval); in idtg2_em_init()
283 regval | IDT_LANE_CTRL_GENPW); in idtg2_em_init()
[all …]
/drivers/regulator/
Dab3100.c184 u8 regval; in ab3100_enable_regulator() local
187 &regval); in ab3100_enable_regulator()
195 if (regval & AB3100_REG_ON_MASK) in ab3100_enable_regulator()
198 regval |= AB3100_REG_ON_MASK; in ab3100_enable_regulator()
201 regval); in ab3100_enable_regulator()
215 u8 regval; in ab3100_disable_regulator() local
233 &regval); in ab3100_disable_regulator()
239 regval &= ~AB3100_REG_ON_MASK; in ab3100_disable_regulator()
241 regval); in ab3100_disable_regulator()
247 u8 regval; in ab3100_is_enabled_regulator() local
[all …]
Dtps6105x-regulator.c63 u8 regval; in tps6105x_regulator_is_enabled() local
66 ret = tps6105x_get(tps6105x, TPS6105X_REG_0, &regval); in tps6105x_regulator_is_enabled()
69 regval &= TPS6105X_REG0_MODE_MASK; in tps6105x_regulator_is_enabled()
70 regval >>= TPS6105X_REG0_MODE_SHIFT; in tps6105x_regulator_is_enabled()
72 if (regval == TPS6105X_REG0_MODE_VOLTAGE) in tps6105x_regulator_is_enabled()
81 u8 regval; in tps6105x_regulator_get_voltage_sel() local
84 ret = tps6105x_get(tps6105x, TPS6105X_REG_0, &regval); in tps6105x_regulator_get_voltage_sel()
88 regval &= TPS6105X_REG0_VOLTAGE_MASK; in tps6105x_regulator_get_voltage_sel()
89 regval >>= TPS6105X_REG0_VOLTAGE_SHIFT; in tps6105x_regulator_get_voltage_sel()
90 return (int) regval; in tps6105x_regulator_get_voltage_sel()
Dab8500.c158 u8 regval; in ab8500_regulator_is_enabled() local
166 info->update_bank, info->update_reg, &regval); in ab8500_regulator_is_enabled()
177 info->update_mask, regval); in ab8500_regulator_is_enabled()
179 if (regval & info->update_mask) in ab8500_regulator_is_enabled()
208 u8 regval; in ab8500_regulator_get_voltage_sel() local
216 info->voltage_bank, info->voltage_reg, &regval); in ab8500_regulator_get_voltage_sel()
227 info->voltage_mask, regval); in ab8500_regulator_get_voltage_sel()
230 val = regval & info->voltage_mask; in ab8500_regulator_get_voltage_sel()
259 u8 regval; in ab8500_regulator_set_voltage() local
277 regval = (u8)ret; in ab8500_regulator_set_voltage()
[all …]
/drivers/net/wireless/bcmdhd/include/
Dsbsdio.h139 #define SBSDIO_ALPAV(regval) ((regval) & SBSDIO_AVBITS) argument
140 #define SBSDIO_HTAV(regval) (((regval) & SBSDIO_AVBITS) == SBSDIO_AVBITS) argument
141 #define SBSDIO_ALPONLY(regval) (SBSDIO_ALPAV(regval) && !SBSDIO_HTAV(regval)) argument
142 #define SBSDIO_CLKAV(regval, alponly) (SBSDIO_ALPAV(regval) && \ argument
143 (alponly ? 1 : SBSDIO_HTAV(regval)))
/drivers/watchdog/
Dts72xx_wdt.c52 int regval; member
88 int regval; member
113 return ts72xx_wdt_map[i].regval; in timeout_to_regval()
126 static int regval_to_timeout(int regval) in regval_to_timeout() argument
131 if (ts72xx_wdt_map[i].regval == regval) in regval_to_timeout()
166 __raw_writeb((u8)wdt->regval, wdt->control_reg); in ts72xx_wdt_start()
184 int regval; in ts72xx_wdt_open() local
190 regval = timeout_to_regval(timeout); in ts72xx_wdt_open()
191 if (regval < 0) { in ts72xx_wdt_open()
207 wdt->regval = regval; in ts72xx_wdt_open()
[all …]
/drivers/net/wireless/brcm80211/brcmfmac/
Dsdio_chip.h49 #define SBSDIO_ALPAV(regval) ((regval) & SBSDIO_AVBITS) argument
50 #define SBSDIO_HTAV(regval) (((regval) & SBSDIO_AVBITS) == SBSDIO_AVBITS) argument
51 #define SBSDIO_ALPONLY(regval) (SBSDIO_ALPAV(regval) && !SBSDIO_HTAV(regval)) argument
52 #define SBSDIO_CLKAV(regval, alponly) \ argument
53 (SBSDIO_ALPAV(regval) && (alponly ? 1 : SBSDIO_HTAV(regval)))
/drivers/i2c/busses/
Di2c-sirf.c103 u32 regval; in i2c_sirfsoc_queue_cmd() local
109 regval = SIRFSOC_I2C_READ | SIRFSOC_I2C_CMD_RP(0); in i2c_sirfsoc_queue_cmd()
112 regval |= SIRFSOC_I2C_STOP | SIRFSOC_I2C_NACK; in i2c_sirfsoc_queue_cmd()
113 writel(regval, in i2c_sirfsoc_queue_cmd()
122 regval = SIRFSOC_I2C_WRITE | SIRFSOC_I2C_CMD_RP(0); in i2c_sirfsoc_queue_cmd()
125 regval |= SIRFSOC_I2C_STOP; in i2c_sirfsoc_queue_cmd()
126 writel(regval, in i2c_sirfsoc_queue_cmd()
173 u32 regval = SIRFSOC_I2C_START | SIRFSOC_I2C_CMD_RP(0) | SIRFSOC_I2C_WRITE; in i2c_sirfsoc_set_address() local
177 regval |= SIRFSOC_I2C_STOP; in i2c_sirfsoc_set_address()
179 writel(regval, siic->base + SIRFSOC_I2C_CMD(siic->cmd_ptr++)); in i2c_sirfsoc_set_address()
[all …]
/drivers/video/
Dsvgalib.c25 u8 regval, bitval, bitnum; in svga_wcrt_multi() local
28 regval = vga_rcrt(regbase, regset->regnum); in svga_wcrt_multi()
32 regval = regval & ~bitval; in svga_wcrt_multi()
33 if (value & 1) regval = regval | bitval; in svga_wcrt_multi()
37 vga_wcrt(regbase, regset->regnum, regval); in svga_wcrt_multi()
45 u8 regval, bitval, bitnum; in svga_wseq_multi() local
48 regval = vga_rseq(regbase, regset->regnum); in svga_wseq_multi()
52 regval = regval & ~bitval; in svga_wseq_multi()
53 if (value & 1) regval = regval | bitval; in svga_wseq_multi()
57 vga_wseq(regbase, regset->regnum, regval); in svga_wseq_multi()
[all …]
/drivers/mfd/
Dtwl4030-madc.c636 u8 regval; in twl4030_madc_set_current_generator() local
639 &regval, TWL4030_BCI_BCICTL1); in twl4030_madc_set_current_generator()
646 regval |= chan ? TWL4030_BCI_ITHEN : TWL4030_BCI_TYPEN; in twl4030_madc_set_current_generator()
648 regval &= chan ? ~TWL4030_BCI_ITHEN : ~TWL4030_BCI_TYPEN; in twl4030_madc_set_current_generator()
650 regval, TWL4030_BCI_BCICTL1); in twl4030_madc_set_current_generator()
668 u8 regval; in twl4030_madc_set_power() local
672 &regval, TWL4030_MADC_CTRL1); in twl4030_madc_set_power()
679 regval |= TWL4030_MADC_MADCON; in twl4030_madc_set_power()
681 regval &= ~TWL4030_MADC_MADCON; in twl4030_madc_set_power()
682 ret = twl_i2c_write_u8(TWL4030_MODULE_MADC, regval, TWL4030_MADC_CTRL1); in twl4030_madc_set_power()
[all …]
Dtps6105x.c69 u8 regval; in tps6105x_mask_and_set() local
77 regval = ret; in tps6105x_mask_and_set()
78 regval = (~bitmask & regval) | (bitmask & bitvalues); in tps6105x_mask_and_set()
79 ret = i2c_smbus_write_byte_data(tps6105x->client, reg, regval); in tps6105x_mask_and_set()
92 u8 regval; in tps6105x_startup() local
94 ret = tps6105x_get(tps6105x, TPS6105X_REG_0, &regval); in tps6105x_startup()
97 switch (regval >> TPS6105X_REG0_MODE_SHIFT) { in tps6105x_startup()
/drivers/spi/
Dspi-sirf.c350 u32 regval = readl(sspi->base + SIRFSOC_SPI_CTRL); in spi_sirfsoc_chipselect() local
351 regval |= SIRFSOC_SPI_CS_IO_OUT; in spi_sirfsoc_chipselect()
355 regval |= SIRFSOC_SPI_CS_IO_OUT; in spi_sirfsoc_chipselect()
357 regval &= ~SIRFSOC_SPI_CS_IO_OUT; in spi_sirfsoc_chipselect()
361 regval &= ~SIRFSOC_SPI_CS_IO_OUT; in spi_sirfsoc_chipselect()
363 regval |= SIRFSOC_SPI_CS_IO_OUT; in spi_sirfsoc_chipselect()
366 writel(regval, sspi->base + SIRFSOC_SPI_CTRL); in spi_sirfsoc_chipselect()
379 u32 regval; in spi_sirfsoc_setup_transfer() local
392 regval = (sspi->ctrl_freq / (2 * hz)) - 1; in spi_sirfsoc_setup_transfer()
394 if (regval > 0xFFFF || regval < 0) { in spi_sirfsoc_setup_transfer()
[all …]
/drivers/rapidio/
Drio.c489 u32 regval; in rio_set_port_lockout() local
493 &regval); in rio_set_port_lockout()
495 regval |= RIO_PORT_N_CTL_LOCKOUT; in rio_set_port_lockout()
497 regval &= ~RIO_PORT_N_CTL_LOCKOUT; in rio_set_port_lockout()
501 regval); in rio_set_port_lockout()
590 u32 regval; in rio_get_input_status() local
598 &regval); in rio_get_input_status()
616 &regval); in rio_get_input_status()
617 if (regval & RIO_PORT_N_MNT_RSP_RVAL) { in rio_get_input_status()
618 *lnkresp = regval; in rio_get_input_status()
[all …]
Drio-scan.c313 u32 regval; in rio_enable_rx_tx_port() local
327 &regval); in rio_enable_rx_tx_port()
330 ext_ftr_ptr + RIO_PORT_N_CTL_CSR(port_num), &regval) < 0) in rio_enable_rx_tx_port()
334 if (regval & RIO_PORT_N_CTL_P_TYP_SER) { in rio_enable_rx_tx_port()
336 regval = regval | RIO_PORT_N_CTL_EN_RX_SER in rio_enable_rx_tx_port()
340 regval = regval | RIO_PORT_N_CTL_EN_RX_PAR in rio_enable_rx_tx_port()
346 RIO_PORT_N_CTL_CSR(0), regval); in rio_enable_rx_tx_port()
349 ext_ftr_ptr + RIO_PORT_N_CTL_CSR(port_num), regval) < 0) in rio_enable_rx_tx_port()
756 u32 regval; in rio_enum_peer() local
772 hopcount, RIO_COMPONENT_TAG_CSR, &regval); in rio_enum_peer()
[all …]
/drivers/staging/iio/cdc/
Dad7152.c98 u8 regval) in ad7152_start_calib() argument
114 regval |= AD7152_CONF_CH1EN; in ad7152_start_calib()
116 regval |= AD7152_CONF_CH2EN; in ad7152_start_calib()
119 ret = i2c_smbus_write_byte_data(chip->client, AD7152_REG_CFG, regval); in ad7152_start_calib()
132 } while ((ret == regval) && timeout--); in ad7152_start_calib()
327 u8 regval = 0; in ad7152_read_raw() local
335 regval = chip->setup[chan->channel]; in ad7152_read_raw()
342 if (regval != chip->setup[chan->channel]) { in ad7152_read_raw()
351 regval = AD7152_CONF_CH1EN; in ad7152_read_raw()
353 regval = AD7152_CONF_CH2EN; in ad7152_read_raw()
[all …]
Dad7746.c281 u8 regval) in ad7746_start_calib() argument
296 regval |= chip->config; in ad7746_start_calib()
297 ret = i2c_smbus_write_byte_data(chip->client, AD7746_REG_CFG, regval); in ad7746_start_calib()
310 } while ((ret == regval) && timeout--); in ad7746_start_calib()
565 u8 regval, reg; in ad7746_read_raw() local
581 regval = chip->config | AD7746_CONF_MODE_SINGLE_CONV; in ad7746_read_raw()
583 regval); in ad7746_read_raw()
697 unsigned char regval = 0; in ad7746_probe() local
726 regval |= AD7746_EXCSETUP_NEXCA; in ad7746_probe()
728 regval |= AD7746_EXCSETUP_EXCA; in ad7746_probe()
[all …]
/drivers/hwmon/
Dasc7621.c250 u16 regval; in show_fan16() local
253 regval = (data->reg[param->msb[0]] << 8) | data->reg[param->lsb[0]]; in show_fan16()
257 (regval == 0 ? -1 : (regval) == in show_fan16()
258 0xffff ? 0 : 5400000 / regval)); in show_fan16()
311 u16 regval; in show_in10() local
315 regval = (data->reg[param->msb[0]] << 8) | (data->reg[param->lsb[0]]); in show_in10()
319 regval = (regval >> 6) * asc7621_in_scaling[nr] / (0xc0 << 2); in show_in10()
321 return sprintf(buf, "%u\n", regval); in show_in10()
418 u8 regval = data->reg[param->msb[0]]; in show_temp62() local
419 int temp = ((s8) (regval & 0xfc) * 1000) + ((regval & 0x03) * 250); in show_temp62()
[all …]
Dk10temp.c60 u32 regval; in show_temp() local
63 REG_REPORTED_TEMPERATURE, &regval); in show_temp()
64 return sprintf(buf, "%u\n", (regval >> 21) * 125); in show_temp()
78 u32 regval; in show_temp_crit() local
82 REG_HARDWARE_THERMAL_CONTROL, &regval); in show_temp_crit()
83 value = ((regval >> 16) & 0x7f) * 500 + 52000; in show_temp_crit()
85 value -= ((regval >> 24) & 0xf) * 500; in show_temp_crit()
Dltc4245.c177 const u8 regval = data->vregs[reg - 0x10]; in ltc4245_get_voltage() local
183 voltage = regval * 55; in ltc4245_get_voltage()
187 voltage = regval * 22; in ltc4245_get_voltage()
191 voltage = regval * 15; in ltc4245_get_voltage()
195 voltage = regval * -55; in ltc4245_get_voltage()
198 voltage = regval * 10; in ltc4245_get_voltage()
213 const u8 regval = data->vregs[reg - 0x10]; in ltc4245_get_current() local
234 voltage = regval * 250; /* voltage in uV */ in ltc4245_get_current()
238 voltage = regval * 125; /* voltage in uV */ in ltc4245_get_current()
242 voltage = regval * 125; /* voltage in uV */ in ltc4245_get_current()
[all …]
/drivers/rtc/
Drtc-ab3100.c205 u8 regval; in ab3100_rtc_probe() local
210 AB3100_RTC, &regval); in ab3100_rtc_probe()
216 if ((regval & 0xFE) != RTC_SETTING) { in ab3100_rtc_probe()
218 regval); in ab3100_rtc_probe()
221 if ((regval & 1) == 0) { in ab3100_rtc_probe()
226 regval = 1 | RTC_SETTING; in ab3100_rtc_probe()
228 AB3100_RTC, regval); in ab3100_rtc_probe()
/drivers/net/wireless/ath/ath9k/
Dar9002_phy.c527 u32 regval; in ar9002_hw_antdiv_comb_conf_get() local
529 regval = REG_READ(ah, AR_PHY_MULTICHAIN_GAIN_CTL); in ar9002_hw_antdiv_comb_conf_get()
530 antconf->main_lna_conf = (regval & AR_PHY_9285_ANT_DIV_MAIN_LNACONF) >> in ar9002_hw_antdiv_comb_conf_get()
532 antconf->alt_lna_conf = (regval & AR_PHY_9285_ANT_DIV_ALT_LNACONF) >> in ar9002_hw_antdiv_comb_conf_get()
534 antconf->fast_div_bias = (regval & AR_PHY_9285_FAST_DIV_BIAS) >> in ar9002_hw_antdiv_comb_conf_get()
543 u32 regval; in ar9002_hw_antdiv_comb_conf_set() local
545 regval = REG_READ(ah, AR_PHY_MULTICHAIN_GAIN_CTL); in ar9002_hw_antdiv_comb_conf_set()
546 regval &= ~(AR_PHY_9285_ANT_DIV_MAIN_LNACONF | in ar9002_hw_antdiv_comb_conf_set()
549 regval |= ((antconf->main_lna_conf << AR_PHY_9285_ANT_DIV_MAIN_LNACONF_S) in ar9002_hw_antdiv_comb_conf_set()
551 regval |= ((antconf->alt_lna_conf << AR_PHY_9285_ANT_DIV_ALT_LNACONF_S) in ar9002_hw_antdiv_comb_conf_set()
[all …]
/drivers/media/video/
Dstk-sensor.c282 struct regval *rv) in stk_sensor_write_regvals()
310 static struct regval ov_initvals[] = {
400 static struct regval ov_fmt_uyvy[] = {
413 static struct regval ov_fmt_yuyv[] = {
427 static struct regval ov_fmt_rgbr[] = {
444 static struct regval ov_fmt_rgbp[] = {
461 static struct regval ov_fmt_bayer[] = {
509 struct regval *rv; in stk_sensor_configure()
/drivers/i2c/muxes/
Dpca954x.c153 u8 regval; in pca954x_select_chan() local
158 regval = chan | chip->enable; in pca954x_select_chan()
160 regval = 1 << chan; in pca954x_select_chan()
163 if (data->last_chan != regval) { in pca954x_select_chan()
164 ret = pca954x_reg_write(adap, client, regval); in pca954x_select_chan()
165 data->last_chan = regval; in pca954x_select_chan()

1234