Home
last modified time | relevance | path

Searched refs:dts (Results 1 – 25 of 189) sorted by relevance

12345678

/arch/openrisc/boot/
DMakefile14 $(obj)/%.dtb: $(src)/dts/%.dts FORCE
/arch/powerpc/boot/dts/
Dp1020rdb-pc_camp_core0.dts4 * In CAMP mode, each core needs to have its own dts. Only mpic and L2 cache
6 * This dts file allows core0 to have memory, l2, i2c, spi, gpio, tdm, dma, usb,
9 * Please note to add "-b 0" for core0's dts compiling.
19 /include/ "p1020rdb-pc_32b.dts"
Dp1020rdb_camp_core0.dts4 * In CAMP mode, each core needs to have its own dts. Only mpic and L2 cache
6 * This dts file allows core0 to have memory, l2, i2c, spi, gpio, tdm, dma, usb,
9 * Please note to add "-b 0" for core0's dts compiling.
19 /include/ "p1020rdb.dts"
Dp2020rdb_camp_core1.dts4 * In CAMP mode, each core needs to have its own dts. Only mpic and L2 cache
6 * This dts allows core1 to have l2, dma2, eth0, pci1, msi.
8 * Please note to add "-b 1" for core1's dts compiling.
18 /include/ "p2020rdb.dts"
Dmpc8572ds_camp_core1.dts4 * In CAMP mode, each core needs to have its own dts. Only mpic and L2 cache
6 * This dts allows core1 to have l2, dma2, eth2, eth3, pci2, msi.
8 * Please note to add "-b 1" for core1's dts compiling.
18 /include/ "mpc8572ds.dts"
Dp1020rdb_camp_core1.dts4 * In CAMP mode, each core needs to have its own dts. Only mpic and L2 cache
6 * This dts allows core1 to have l2, eth0, crypto.
8 * Please note to add "-b 1" for core1's dts compiling.
18 /include/ "p1020rdb.dts"
Dp2020rdb_camp_core0.dts4 * In CAMP mode, each core needs to have its own dts. Only mpic and L2 cache
6 * This dts file allows core0 to have memory, l2, i2c, spi, gpio, dma1, usb,
17 /include/ "p2020rdb.dts"
Dp1020rdb-pc_camp_core1.dts4 * In CAMP mode, each core needs to have its own dts. Only mpic and L2 cache
6 * This dts allows core1 to have l2, eth0, crypto.
8 * Please note to add "-b 1" for core1's dts compiling.
18 /include/ "p1020rdb-pc_32b.dts"
Dmpc8572ds_camp_core0.dts4 * In CAMP mode, each core needs to have its own dts. Only mpic and L2 cache
6 * This dts file allows core0 to have memory, l2, i2c, dma1, global-util, eth0,
17 /include/ "mpc8572ds.dts"
Dgamecube.dts2 * arch/powerpc/boot/dts/gamecube.dts
15 /dts-v1/;
/arch/c6x/boot/dts/
Devmc6457.dts2 * arch/c6x/boot/dts/evmc6457.dts
17 /dts-v1/;
Devmc6474.dts2 * arch/c6x/boot/dts/evmc6474.dts
17 /dts-v1/;
Ddsk6455.dts2 * arch/c6x/boot/dts/dsk6455.dts
16 /dts-v1/;
Devmc6472.dts2 * arch/c6x/boot/dts/evmc6472.dts
17 /dts-v1/;
/arch/c6x/boot/
DMakefile15 $(obj)/%.dtb: $(src)/dts/%.dts FORCE
/arch/powerpc/boot/
Dwrapper38 dts=
90 dts="$1"
125 if [ -n "$dts" ]; then
126 if [ ! -r "$dts" -a -r "$object/dts/$dts" ]; then
127 dts="$object/dts/$dts"
132 $dtc -O dtb -o "$dtb" -b 0 "$dts"
360 if [ -n "$dts" ]; then
/arch/arm/boot/dts/
Dkirkwood.dtsi17 /* set clock-frequency in board dts */
26 /* set clock-frequency in board dts */
Dat91sam9g25ek.dts2 * at91sam9g25ek.dts - Device Tree file for AT91SAM9G25-EK board
9 /dts-v1/;
Dkirkwood-dreamplug.dts1 /dts-v1/;
Dmsm8660-surf.dts1 /dts-v1/;
Dusb_a9g20.dts2 * usb_a9g20.dts - Device Tree file for Caloa USB A9G20 board
8 /dts-v1/;
Domap4-panda.dts8 /dts-v1/;
Domap3-beagle.dts8 /dts-v1/;
Domap3-evm.dts8 /dts-v1/;
/arch/microblaze/boot/
DMakefile51 $(obj)/%.dtb: $(src)/dts/%.dts FORCE

12345678