Home
last modified time | relevance | path

Searched refs:rfr_ctrl (Results 1 – 7 of 7) sorted by relevance

/arch/arm/mach-omap2/
Dsdram-qimonda-hyb18m512160af-6.h25 .rfr_ctrl = 0x0004dc01,
32 .rfr_ctrl = 0x0004dc01,
39 .rfr_ctrl = 0x00025501,
46 .rfr_ctrl = 0x00025501,
Dsdram-micron-mt46h32m32lf-6.h26 .rfr_ctrl = 0x0004dc01,
33 .rfr_ctrl = 0x0004dc01,
40 .rfr_ctrl = 0x00025501,
47 .rfr_ctrl = 0x00025501,
Dsdram-numonyx-m65kxxxxam.h22 .rfr_ctrl = 0x0005e601,
29 .rfr_ctrl = 0x0004dc01,
36 .rfr_ctrl = 0x0003de01,
43 .rfr_ctrl = 0x00025501,
Dsdram-hynix-h8mbx00u0mer-0em.h22 .rfr_ctrl = 0x0005e601,
29 .rfr_ctrl = 0x0004dc01,
36 .rfr_ctrl = 0x0002d101,
43 .rfr_ctrl = 0x00025501,
Dclkt34xx_dpll3m2.c97 sdrc_cs0->rfr_ctrl, sdrc_cs0->actim_ctrla, in omap3_core_dpll_m2_set_rate()
102 sdrc_cs1->rfr_ctrl, sdrc_cs1->actim_ctrla, in omap3_core_dpll_m2_set_rate()
108 sdrc_cs0->rfr_ctrl, sdrc_cs0->actim_ctrla, in omap3_core_dpll_m2_set_rate()
110 sdrc_cs1->rfr_ctrl, sdrc_cs1->actim_ctrla, in omap3_core_dpll_m2_set_rate()
115 sdrc_cs0->rfr_ctrl, sdrc_cs0->actim_ctrla, in omap3_core_dpll_m2_set_rate()
Dsdram-nokia.c242 u32 rfr_ctrl; in sdrc_timings() local
273 rfr_ctrl = l | 0x1; /* autorefresh, reload counter with 1xARCV */ in sdrc_timings()
278 nokia_sdrc_params[id].rfr_ctrl = rfr_ctrl; in sdrc_timings()
/arch/arm/plat-omap/include/plat/
Dsdrc.h122 u32 rfr_ctrl; member