• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 /*
2  * Copyright (c) 2015, Mellanox Technologies, Ltd.  All rights reserved.
3  *
4  * This software is available to you under a choice of one of two
5  * licenses.  You may choose to be licensed under the terms of the GNU
6  * General Public License (GPL) Version 2, available from the file
7  * COPYING in the main directory of this source tree, or the
8  * OpenIB.org BSD license below:
9  *
10  *     Redistribution and use in source and binary forms, with or
11  *     without modification, are permitted provided that the following
12  *     conditions are met:
13  *
14  *      - Redistributions of source code must retain the above
15  *        copyright notice, this list of conditions and the following
16  *        disclaimer.
17  *
18  *      - Redistributions in binary form must reproduce the above
19  *        copyright notice, this list of conditions and the following
20  *        disclaimer in the documentation and/or other materials
21  *        provided with the distribution.
22  *
23  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24  * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26  * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27  * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28  * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29  * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
30  * SOFTWARE.
31  */
32 
33 #ifndef __MLX5_ESWITCH_H__
34 #define __MLX5_ESWITCH_H__
35 
36 #include <linux/if_ether.h>
37 #include <linux/if_link.h>
38 #include <net/devlink.h>
39 #include <linux/mlx5/device.h>
40 #include "lib/mpfs.h"
41 
42 #define MLX5_ESWITCH_MANAGER(mdev) MLX5_CAP_GEN(mdev, eswitch_manager)
43 
44 enum {
45 	SRIOV_NONE,
46 	SRIOV_LEGACY,
47 	SRIOV_OFFLOADS
48 };
49 
50 #ifdef CONFIG_MLX5_ESWITCH
51 
52 #define MLX5_MAX_UC_PER_VPORT(dev) \
53 	(1 << MLX5_CAP_GEN(dev, log_max_current_uc_list))
54 
55 #define MLX5_MAX_MC_PER_VPORT(dev) \
56 	(1 << MLX5_CAP_GEN(dev, log_max_current_mc_list))
57 
58 #define FDB_UPLINK_VPORT 0xffff
59 
60 #define MLX5_MIN_BW_SHARE 1
61 
62 #define MLX5_RATE_TO_BW_SHARE(rate, divider, limit) \
63 	min_t(u32, max_t(u32, (rate) / (divider), MLX5_MIN_BW_SHARE), limit)
64 
65 struct vport_ingress {
66 	struct mlx5_flow_table *acl;
67 	struct mlx5_flow_group *allow_untagged_spoofchk_grp;
68 	struct mlx5_flow_group *allow_spoofchk_only_grp;
69 	struct mlx5_flow_group *allow_untagged_only_grp;
70 	struct mlx5_flow_group *drop_grp;
71 	struct mlx5_flow_handle  *allow_rule;
72 	struct mlx5_flow_handle  *drop_rule;
73 };
74 
75 struct vport_egress {
76 	struct mlx5_flow_table *acl;
77 	struct mlx5_flow_group *allowed_vlans_grp;
78 	struct mlx5_flow_group *drop_grp;
79 	struct mlx5_flow_handle  *allowed_vlan;
80 	struct mlx5_flow_handle  *drop_rule;
81 };
82 
83 struct mlx5_vport_info {
84 	u8                      mac[ETH_ALEN];
85 	u16                     vlan;
86 	u8                      qos;
87 	u64                     node_guid;
88 	int                     link_state;
89 	u32                     min_rate;
90 	u32                     max_rate;
91 	bool                    spoofchk;
92 	bool                    trusted;
93 };
94 
95 struct mlx5_vport {
96 	struct mlx5_core_dev    *dev;
97 	int                     vport;
98 	struct hlist_head       uc_list[MLX5_L2_ADDR_HASH_SIZE];
99 	struct hlist_head       mc_list[MLX5_L2_ADDR_HASH_SIZE];
100 	struct mlx5_flow_handle *promisc_rule;
101 	struct mlx5_flow_handle *allmulti_rule;
102 	struct work_struct      vport_change_handler;
103 
104 	struct vport_ingress    ingress;
105 	struct vport_egress     egress;
106 
107 	struct mlx5_vport_info  info;
108 
109 	struct {
110 		bool            enabled;
111 		u32             esw_tsar_ix;
112 		u32             bw_share;
113 	} qos;
114 
115 	bool                    enabled;
116 	u16                     enabled_events;
117 };
118 
119 struct mlx5_eswitch_fdb {
120 	void *fdb;
121 	union {
122 		struct legacy_fdb {
123 			struct mlx5_flow_group *addr_grp;
124 			struct mlx5_flow_group *allmulti_grp;
125 			struct mlx5_flow_group *promisc_grp;
126 		} legacy;
127 
128 		struct offloads_fdb {
129 			struct mlx5_flow_table *fdb;
130 			struct mlx5_flow_group *send_to_vport_grp;
131 			struct mlx5_flow_group *miss_grp;
132 			struct mlx5_flow_handle *miss_rule;
133 			int vlan_push_pop_refcount;
134 		} offloads;
135 	};
136 };
137 
138 struct mlx5_esw_sq {
139 	struct mlx5_flow_handle	*send_to_vport_rule;
140 	struct list_head	 list;
141 };
142 
143 struct mlx5_eswitch_rep {
144 	int		       (*load)(struct mlx5_eswitch *esw,
145 				       struct mlx5_eswitch_rep *rep);
146 	void		       (*unload)(struct mlx5_eswitch *esw,
147 					 struct mlx5_eswitch_rep *rep);
148 	u16		       vport;
149 	u8		       hw_id[ETH_ALEN];
150 	struct net_device      *netdev;
151 
152 	struct mlx5_flow_handle *vport_rx_rule;
153 	struct list_head       vport_sqs_list;
154 	u16		       vlan;
155 	u32		       vlan_refcount;
156 	bool		       valid;
157 };
158 
159 struct mlx5_esw_offload {
160 	struct mlx5_flow_table *ft_offloads;
161 	struct mlx5_flow_group *vport_rx_group;
162 	struct mlx5_eswitch_rep *vport_reps;
163 	DECLARE_HASHTABLE(encap_tbl, 8);
164 	DECLARE_HASHTABLE(mod_hdr_tbl, 8);
165 	u8 inline_mode;
166 	u64 num_flows;
167 	u8 encap;
168 };
169 
170 /* E-Switch MC FDB table hash node */
171 struct esw_mc_addr { /* SRIOV only */
172 	struct l2addr_node     node;
173 	struct mlx5_flow_handle *uplink_rule; /* Forward to uplink rule */
174 	u32                    refcnt;
175 };
176 
177 struct mlx5_eswitch {
178 	struct mlx5_core_dev    *dev;
179 	struct mlx5_eswitch_fdb fdb_table;
180 	struct hlist_head       mc_table[MLX5_L2_ADDR_HASH_SIZE];
181 	struct workqueue_struct *work_queue;
182 	struct mlx5_vport       *vports;
183 	int                     total_vports;
184 	int                     enabled_vports;
185 	/* Synchronize between vport change events
186 	 * and async SRIOV admin state changes
187 	 */
188 	struct mutex            state_lock;
189 	struct esw_mc_addr	mc_promisc;
190 
191 	struct {
192 		bool            enabled;
193 		u32             root_tsar_id;
194 	} qos;
195 
196 	struct mlx5_esw_offload offloads;
197 	int                     mode;
198 };
199 
200 void esw_offloads_cleanup(struct mlx5_eswitch *esw, int nvports);
201 int esw_offloads_init(struct mlx5_eswitch *esw, int nvports);
202 
203 /* E-Switch API */
204 int mlx5_eswitch_init(struct mlx5_core_dev *dev);
205 void mlx5_eswitch_cleanup(struct mlx5_eswitch *esw);
206 void mlx5_eswitch_vport_event(struct mlx5_eswitch *esw, struct mlx5_eqe *eqe);
207 int mlx5_eswitch_enable_sriov(struct mlx5_eswitch *esw, int nvfs, int mode);
208 void mlx5_eswitch_disable_sriov(struct mlx5_eswitch *esw);
209 int mlx5_eswitch_set_vport_mac(struct mlx5_eswitch *esw,
210 			       int vport, u8 mac[ETH_ALEN]);
211 int mlx5_eswitch_set_vport_state(struct mlx5_eswitch *esw,
212 				 int vport, int link_state);
213 int mlx5_eswitch_set_vport_vlan(struct mlx5_eswitch *esw,
214 				int vport, u16 vlan, u8 qos);
215 int mlx5_eswitch_set_vport_spoofchk(struct mlx5_eswitch *esw,
216 				    int vport, bool spoofchk);
217 int mlx5_eswitch_set_vport_trust(struct mlx5_eswitch *esw,
218 				 int vport_num, bool setting);
219 int mlx5_eswitch_set_vport_rate(struct mlx5_eswitch *esw, int vport,
220 				u32 max_rate, u32 min_rate);
221 int mlx5_eswitch_get_vport_config(struct mlx5_eswitch *esw,
222 				  int vport, struct ifla_vf_info *ivi);
223 int mlx5_eswitch_get_vport_stats(struct mlx5_eswitch *esw,
224 				 int vport,
225 				 struct ifla_vf_stats *vf_stats);
226 
227 struct mlx5_flow_spec;
228 struct mlx5_esw_flow_attr;
229 
230 struct mlx5_flow_handle *
231 mlx5_eswitch_add_offloaded_rule(struct mlx5_eswitch *esw,
232 				struct mlx5_flow_spec *spec,
233 				struct mlx5_esw_flow_attr *attr);
234 void
235 mlx5_eswitch_del_offloaded_rule(struct mlx5_eswitch *esw,
236 				struct mlx5_flow_handle *rule,
237 				struct mlx5_esw_flow_attr *attr);
238 
239 struct mlx5_flow_handle *
240 mlx5_eswitch_create_vport_rx_rule(struct mlx5_eswitch *esw, int vport, u32 tirn);
241 
242 enum {
243 	SET_VLAN_STRIP	= BIT(0),
244 	SET_VLAN_INSERT	= BIT(1)
245 };
246 
247 #define MLX5_FLOW_CONTEXT_ACTION_VLAN_POP  0x4000
248 #define MLX5_FLOW_CONTEXT_ACTION_VLAN_PUSH 0x8000
249 
250 struct mlx5_esw_flow_attr {
251 	struct mlx5_eswitch_rep *in_rep;
252 	struct mlx5_eswitch_rep *out_rep;
253 
254 	int	action;
255 	u16	vlan;
256 	bool	vlan_handled;
257 	u32	encap_id;
258 	u32	mod_hdr_id;
259 	struct mlx5e_tc_flow_parse_attr *parse_attr;
260 };
261 
262 int mlx5_eswitch_sqs2vport_start(struct mlx5_eswitch *esw,
263 				 struct mlx5_eswitch_rep *rep,
264 				 u16 *sqns_array, int sqns_num);
265 void mlx5_eswitch_sqs2vport_stop(struct mlx5_eswitch *esw,
266 				 struct mlx5_eswitch_rep *rep);
267 
268 int mlx5_devlink_eswitch_mode_set(struct devlink *devlink, u16 mode);
269 int mlx5_devlink_eswitch_mode_get(struct devlink *devlink, u16 *mode);
270 int mlx5_devlink_eswitch_inline_mode_set(struct devlink *devlink, u8 mode);
271 int mlx5_devlink_eswitch_inline_mode_get(struct devlink *devlink, u8 *mode);
272 int mlx5_eswitch_inline_mode_get(struct mlx5_eswitch *esw, int nvfs, u8 *mode);
273 int mlx5_devlink_eswitch_encap_mode_set(struct devlink *devlink, u8 encap);
274 int mlx5_devlink_eswitch_encap_mode_get(struct devlink *devlink, u8 *encap);
275 void mlx5_eswitch_register_vport_rep(struct mlx5_eswitch *esw,
276 				     int vport_index,
277 				     struct mlx5_eswitch_rep *rep);
278 void mlx5_eswitch_unregister_vport_rep(struct mlx5_eswitch *esw,
279 				       int vport_index);
280 struct net_device *mlx5_eswitch_get_uplink_netdev(struct mlx5_eswitch *esw);
281 
282 int mlx5_eswitch_add_vlan_action(struct mlx5_eswitch *esw,
283 				 struct mlx5_esw_flow_attr *attr);
284 int mlx5_eswitch_del_vlan_action(struct mlx5_eswitch *esw,
285 				 struct mlx5_esw_flow_attr *attr);
286 int __mlx5_eswitch_set_vport_vlan(struct mlx5_eswitch *esw,
287 				  int vport, u16 vlan, u8 qos, u8 set_flags);
288 
289 #define MLX5_DEBUG_ESWITCH_MASK BIT(3)
290 
291 #define esw_info(dev, format, ...)				\
292 	pr_info("(%s): E-Switch: " format, (dev)->priv.name, ##__VA_ARGS__)
293 
294 #define esw_warn(dev, format, ...)				\
295 	pr_warn("(%s): E-Switch: " format, (dev)->priv.name, ##__VA_ARGS__)
296 
297 #define esw_debug(dev, format, ...)				\
298 	mlx5_core_dbg_mask(dev, MLX5_DEBUG_ESWITCH_MASK, format, ##__VA_ARGS__)
299 #else  /* CONFIG_MLX5_ESWITCH */
300 /* eswitch API stubs */
mlx5_eswitch_init(struct mlx5_core_dev * dev)301 static inline int  mlx5_eswitch_init(struct mlx5_core_dev *dev) { return 0; }
mlx5_eswitch_cleanup(struct mlx5_eswitch * esw)302 static inline void mlx5_eswitch_cleanup(struct mlx5_eswitch *esw) {}
mlx5_eswitch_vport_event(struct mlx5_eswitch * esw,struct mlx5_eqe * eqe)303 static inline void mlx5_eswitch_vport_event(struct mlx5_eswitch *esw, struct mlx5_eqe *eqe) {}
mlx5_eswitch_enable_sriov(struct mlx5_eswitch * esw,int nvfs,int mode)304 static inline int  mlx5_eswitch_enable_sriov(struct mlx5_eswitch *esw, int nvfs, int mode) { return 0; }
mlx5_eswitch_disable_sriov(struct mlx5_eswitch * esw)305 static inline void mlx5_eswitch_disable_sriov(struct mlx5_eswitch *esw) {}
306 #endif /* CONFIG_MLX5_ESWITCH */
307 
308 #endif /* __MLX5_ESWITCH_H__ */
309