1 /* SPDX-License-Identifier: GPL-2.0 */ 2 #ifndef _ASM_X86_MSR_INDEX_H 3 #define _ASM_X86_MSR_INDEX_H 4 5 #include <linux/bits.h> 6 7 /* 8 * CPU model specific register (MSR) numbers. 9 * 10 * Do not add new entries to this file unless the definitions are shared 11 * between multiple compilation units. 12 */ 13 14 /* x86-64 specific MSRs */ 15 #define MSR_EFER 0xc0000080 /* extended feature register */ 16 #define MSR_STAR 0xc0000081 /* legacy mode SYSCALL target */ 17 #define MSR_LSTAR 0xc0000082 /* long mode SYSCALL target */ 18 #define MSR_CSTAR 0xc0000083 /* compat mode SYSCALL target */ 19 #define MSR_SYSCALL_MASK 0xc0000084 /* EFLAGS mask for syscall */ 20 #define MSR_FS_BASE 0xc0000100 /* 64bit FS base */ 21 #define MSR_GS_BASE 0xc0000101 /* 64bit GS base */ 22 #define MSR_KERNEL_GS_BASE 0xc0000102 /* SwapGS GS shadow */ 23 #define MSR_TSC_AUX 0xc0000103 /* Auxiliary TSC */ 24 25 /* EFER bits: */ 26 #define _EFER_SCE 0 /* SYSCALL/SYSRET */ 27 #define _EFER_LME 8 /* Long mode enable */ 28 #define _EFER_LMA 10 /* Long mode active (read-only) */ 29 #define _EFER_NX 11 /* No execute enable */ 30 #define _EFER_SVME 12 /* Enable virtualization */ 31 #define _EFER_LMSLE 13 /* Long Mode Segment Limit Enable */ 32 #define _EFER_FFXSR 14 /* Enable Fast FXSAVE/FXRSTOR */ 33 34 #define EFER_SCE (1<<_EFER_SCE) 35 #define EFER_LME (1<<_EFER_LME) 36 #define EFER_LMA (1<<_EFER_LMA) 37 #define EFER_NX (1<<_EFER_NX) 38 #define EFER_SVME (1<<_EFER_SVME) 39 #define EFER_LMSLE (1<<_EFER_LMSLE) 40 #define EFER_FFXSR (1<<_EFER_FFXSR) 41 42 /* Intel MSRs. Some also available on other CPUs */ 43 44 #define MSR_IA32_SPEC_CTRL 0x00000048 /* Speculation Control */ 45 #define SPEC_CTRL_IBRS BIT(0) /* Indirect Branch Restricted Speculation */ 46 #define SPEC_CTRL_STIBP_SHIFT 1 /* Single Thread Indirect Branch Predictor (STIBP) bit */ 47 #define SPEC_CTRL_STIBP BIT(SPEC_CTRL_STIBP_SHIFT) /* STIBP mask */ 48 #define SPEC_CTRL_SSBD_SHIFT 2 /* Speculative Store Bypass Disable bit */ 49 #define SPEC_CTRL_SSBD BIT(SPEC_CTRL_SSBD_SHIFT) /* Speculative Store Bypass Disable */ 50 51 #define MSR_IA32_PRED_CMD 0x00000049 /* Prediction Command */ 52 #define PRED_CMD_IBPB BIT(0) /* Indirect Branch Prediction Barrier */ 53 54 #define MSR_PPIN_CTL 0x0000004e 55 #define MSR_PPIN 0x0000004f 56 57 #define MSR_IA32_PERFCTR0 0x000000c1 58 #define MSR_IA32_PERFCTR1 0x000000c2 59 #define MSR_FSB_FREQ 0x000000cd 60 #define MSR_PLATFORM_INFO 0x000000ce 61 #define MSR_PLATFORM_INFO_CPUID_FAULT_BIT 31 62 #define MSR_PLATFORM_INFO_CPUID_FAULT BIT_ULL(MSR_PLATFORM_INFO_CPUID_FAULT_BIT) 63 64 #define MSR_PKG_CST_CONFIG_CONTROL 0x000000e2 65 #define NHM_C3_AUTO_DEMOTE (1UL << 25) 66 #define NHM_C1_AUTO_DEMOTE (1UL << 26) 67 #define ATM_LNC_C6_AUTO_DEMOTE (1UL << 25) 68 #define SNB_C1_AUTO_UNDEMOTE (1UL << 27) 69 #define SNB_C3_AUTO_UNDEMOTE (1UL << 28) 70 71 #define MSR_MTRRcap 0x000000fe 72 73 #define MSR_IA32_ARCH_CAPABILITIES 0x0000010a 74 #define ARCH_CAP_RDCL_NO BIT(0) /* Not susceptible to Meltdown */ 75 #define ARCH_CAP_IBRS_ALL BIT(1) /* Enhanced IBRS support */ 76 #define ARCH_CAP_SKIP_VMENTRY_L1DFLUSH BIT(3) /* Skip L1D flush on vmentry */ 77 #define ARCH_CAP_SSB_NO BIT(4) /* 78 * Not susceptible to Speculative Store Bypass 79 * attack, so no Speculative Store Bypass 80 * control required. 81 */ 82 #define ARCH_CAP_MDS_NO BIT(5) /* 83 * Not susceptible to 84 * Microarchitectural Data 85 * Sampling (MDS) vulnerabilities. 86 */ 87 #define ARCH_CAP_PSCHANGE_MC_NO BIT(6) /* 88 * The processor is not susceptible to a 89 * machine check error due to modifying the 90 * code page size along with either the 91 * physical address or cache type 92 * without TLB invalidation. 93 */ 94 #define ARCH_CAP_TSX_CTRL_MSR BIT(7) /* MSR for TSX control is available. */ 95 #define ARCH_CAP_TAA_NO BIT(8) /* 96 * Not susceptible to 97 * TSX Async Abort (TAA) vulnerabilities. 98 */ 99 100 #define MSR_IA32_FLUSH_CMD 0x0000010b 101 #define L1D_FLUSH BIT(0) /* 102 * Writeback and invalidate the 103 * L1 data cache. 104 */ 105 106 #define MSR_IA32_BBL_CR_CTL 0x00000119 107 #define MSR_IA32_BBL_CR_CTL3 0x0000011e 108 109 #define MSR_IA32_TSX_CTRL 0x00000122 110 #define TSX_CTRL_RTM_DISABLE BIT(0) /* Disable RTM feature */ 111 #define TSX_CTRL_CPUID_CLEAR BIT(1) /* Disable TSX enumeration */ 112 113 #define MSR_IA32_SYSENTER_CS 0x00000174 114 #define MSR_IA32_SYSENTER_ESP 0x00000175 115 #define MSR_IA32_SYSENTER_EIP 0x00000176 116 117 #define MSR_IA32_MCG_CAP 0x00000179 118 #define MSR_IA32_MCG_STATUS 0x0000017a 119 #define MSR_IA32_MCG_CTL 0x0000017b 120 #define MSR_IA32_MCG_EXT_CTL 0x000004d0 121 122 #define MSR_OFFCORE_RSP_0 0x000001a6 123 #define MSR_OFFCORE_RSP_1 0x000001a7 124 #define MSR_TURBO_RATIO_LIMIT 0x000001ad 125 #define MSR_TURBO_RATIO_LIMIT1 0x000001ae 126 #define MSR_TURBO_RATIO_LIMIT2 0x000001af 127 128 #define MSR_LBR_SELECT 0x000001c8 129 #define MSR_LBR_TOS 0x000001c9 130 #define MSR_LBR_NHM_FROM 0x00000680 131 #define MSR_LBR_NHM_TO 0x000006c0 132 #define MSR_LBR_CORE_FROM 0x00000040 133 #define MSR_LBR_CORE_TO 0x00000060 134 135 #define MSR_LBR_INFO_0 0x00000dc0 /* ... 0xddf for _31 */ 136 #define LBR_INFO_MISPRED BIT_ULL(63) 137 #define LBR_INFO_IN_TX BIT_ULL(62) 138 #define LBR_INFO_ABORT BIT_ULL(61) 139 #define LBR_INFO_CYCLES 0xffff 140 141 #define MSR_IA32_PEBS_ENABLE 0x000003f1 142 #define MSR_IA32_DS_AREA 0x00000600 143 #define MSR_IA32_PERF_CAPABILITIES 0x00000345 144 #define MSR_PEBS_LD_LAT_THRESHOLD 0x000003f6 145 146 #define MSR_IA32_RTIT_CTL 0x00000570 147 #define MSR_IA32_RTIT_STATUS 0x00000571 148 #define MSR_IA32_RTIT_ADDR0_A 0x00000580 149 #define MSR_IA32_RTIT_ADDR0_B 0x00000581 150 #define MSR_IA32_RTIT_ADDR1_A 0x00000582 151 #define MSR_IA32_RTIT_ADDR1_B 0x00000583 152 #define MSR_IA32_RTIT_ADDR2_A 0x00000584 153 #define MSR_IA32_RTIT_ADDR2_B 0x00000585 154 #define MSR_IA32_RTIT_ADDR3_A 0x00000586 155 #define MSR_IA32_RTIT_ADDR3_B 0x00000587 156 #define MSR_IA32_RTIT_CR3_MATCH 0x00000572 157 #define MSR_IA32_RTIT_OUTPUT_BASE 0x00000560 158 #define MSR_IA32_RTIT_OUTPUT_MASK 0x00000561 159 160 #define MSR_MTRRfix64K_00000 0x00000250 161 #define MSR_MTRRfix16K_80000 0x00000258 162 #define MSR_MTRRfix16K_A0000 0x00000259 163 #define MSR_MTRRfix4K_C0000 0x00000268 164 #define MSR_MTRRfix4K_C8000 0x00000269 165 #define MSR_MTRRfix4K_D0000 0x0000026a 166 #define MSR_MTRRfix4K_D8000 0x0000026b 167 #define MSR_MTRRfix4K_E0000 0x0000026c 168 #define MSR_MTRRfix4K_E8000 0x0000026d 169 #define MSR_MTRRfix4K_F0000 0x0000026e 170 #define MSR_MTRRfix4K_F8000 0x0000026f 171 #define MSR_MTRRdefType 0x000002ff 172 173 #define MSR_IA32_CR_PAT 0x00000277 174 175 #define MSR_IA32_DEBUGCTLMSR 0x000001d9 176 #define MSR_IA32_LASTBRANCHFROMIP 0x000001db 177 #define MSR_IA32_LASTBRANCHTOIP 0x000001dc 178 #define MSR_IA32_LASTINTFROMIP 0x000001dd 179 #define MSR_IA32_LASTINTTOIP 0x000001de 180 181 /* DEBUGCTLMSR bits (others vary by model): */ 182 #define DEBUGCTLMSR_LBR (1UL << 0) /* last branch recording */ 183 #define DEBUGCTLMSR_BTF_SHIFT 1 184 #define DEBUGCTLMSR_BTF (1UL << 1) /* single-step on branches */ 185 #define DEBUGCTLMSR_TR (1UL << 6) 186 #define DEBUGCTLMSR_BTS (1UL << 7) 187 #define DEBUGCTLMSR_BTINT (1UL << 8) 188 #define DEBUGCTLMSR_BTS_OFF_OS (1UL << 9) 189 #define DEBUGCTLMSR_BTS_OFF_USR (1UL << 10) 190 #define DEBUGCTLMSR_FREEZE_LBRS_ON_PMI (1UL << 11) 191 #define DEBUGCTLMSR_FREEZE_IN_SMM_BIT 14 192 #define DEBUGCTLMSR_FREEZE_IN_SMM (1UL << DEBUGCTLMSR_FREEZE_IN_SMM_BIT) 193 194 #define MSR_PEBS_FRONTEND 0x000003f7 195 196 #define MSR_IA32_POWER_CTL 0x000001fc 197 198 #define MSR_IA32_MC0_CTL 0x00000400 199 #define MSR_IA32_MC0_STATUS 0x00000401 200 #define MSR_IA32_MC0_ADDR 0x00000402 201 #define MSR_IA32_MC0_MISC 0x00000403 202 203 /* C-state Residency Counters */ 204 #define MSR_PKG_C3_RESIDENCY 0x000003f8 205 #define MSR_PKG_C6_RESIDENCY 0x000003f9 206 #define MSR_ATOM_PKG_C6_RESIDENCY 0x000003fa 207 #define MSR_PKG_C7_RESIDENCY 0x000003fa 208 #define MSR_CORE_C3_RESIDENCY 0x000003fc 209 #define MSR_CORE_C6_RESIDENCY 0x000003fd 210 #define MSR_CORE_C7_RESIDENCY 0x000003fe 211 #define MSR_KNL_CORE_C6_RESIDENCY 0x000003ff 212 #define MSR_PKG_C2_RESIDENCY 0x0000060d 213 #define MSR_PKG_C8_RESIDENCY 0x00000630 214 #define MSR_PKG_C9_RESIDENCY 0x00000631 215 #define MSR_PKG_C10_RESIDENCY 0x00000632 216 217 /* Interrupt Response Limit */ 218 #define MSR_PKGC3_IRTL 0x0000060a 219 #define MSR_PKGC6_IRTL 0x0000060b 220 #define MSR_PKGC7_IRTL 0x0000060c 221 #define MSR_PKGC8_IRTL 0x00000633 222 #define MSR_PKGC9_IRTL 0x00000634 223 #define MSR_PKGC10_IRTL 0x00000635 224 225 /* Run Time Average Power Limiting (RAPL) Interface */ 226 227 #define MSR_RAPL_POWER_UNIT 0x00000606 228 229 #define MSR_PKG_POWER_LIMIT 0x00000610 230 #define MSR_PKG_ENERGY_STATUS 0x00000611 231 #define MSR_PKG_PERF_STATUS 0x00000613 232 #define MSR_PKG_POWER_INFO 0x00000614 233 234 #define MSR_DRAM_POWER_LIMIT 0x00000618 235 #define MSR_DRAM_ENERGY_STATUS 0x00000619 236 #define MSR_DRAM_PERF_STATUS 0x0000061b 237 #define MSR_DRAM_POWER_INFO 0x0000061c 238 239 #define MSR_PP0_POWER_LIMIT 0x00000638 240 #define MSR_PP0_ENERGY_STATUS 0x00000639 241 #define MSR_PP0_POLICY 0x0000063a 242 #define MSR_PP0_PERF_STATUS 0x0000063b 243 244 #define MSR_PP1_POWER_LIMIT 0x00000640 245 #define MSR_PP1_ENERGY_STATUS 0x00000641 246 #define MSR_PP1_POLICY 0x00000642 247 248 /* Config TDP MSRs */ 249 #define MSR_CONFIG_TDP_NOMINAL 0x00000648 250 #define MSR_CONFIG_TDP_LEVEL_1 0x00000649 251 #define MSR_CONFIG_TDP_LEVEL_2 0x0000064A 252 #define MSR_CONFIG_TDP_CONTROL 0x0000064B 253 #define MSR_TURBO_ACTIVATION_RATIO 0x0000064C 254 255 #define MSR_PLATFORM_ENERGY_STATUS 0x0000064D 256 257 #define MSR_PKG_WEIGHTED_CORE_C0_RES 0x00000658 258 #define MSR_PKG_ANY_CORE_C0_RES 0x00000659 259 #define MSR_PKG_ANY_GFXE_C0_RES 0x0000065A 260 #define MSR_PKG_BOTH_CORE_GFXE_C0_RES 0x0000065B 261 262 #define MSR_CORE_C1_RES 0x00000660 263 #define MSR_MODULE_C6_RES_MS 0x00000664 264 265 #define MSR_CC6_DEMOTION_POLICY_CONFIG 0x00000668 266 #define MSR_MC6_DEMOTION_POLICY_CONFIG 0x00000669 267 268 #define MSR_ATOM_CORE_RATIOS 0x0000066a 269 #define MSR_ATOM_CORE_VIDS 0x0000066b 270 #define MSR_ATOM_CORE_TURBO_RATIOS 0x0000066c 271 #define MSR_ATOM_CORE_TURBO_VIDS 0x0000066d 272 273 274 #define MSR_CORE_PERF_LIMIT_REASONS 0x00000690 275 #define MSR_GFX_PERF_LIMIT_REASONS 0x000006B0 276 #define MSR_RING_PERF_LIMIT_REASONS 0x000006B1 277 278 /* Hardware P state interface */ 279 #define MSR_PPERF 0x0000064e 280 #define MSR_PERF_LIMIT_REASONS 0x0000064f 281 #define MSR_PM_ENABLE 0x00000770 282 #define MSR_HWP_CAPABILITIES 0x00000771 283 #define MSR_HWP_REQUEST_PKG 0x00000772 284 #define MSR_HWP_INTERRUPT 0x00000773 285 #define MSR_HWP_REQUEST 0x00000774 286 #define MSR_HWP_STATUS 0x00000777 287 288 /* CPUID.6.EAX */ 289 #define HWP_BASE_BIT (1<<7) 290 #define HWP_NOTIFICATIONS_BIT (1<<8) 291 #define HWP_ACTIVITY_WINDOW_BIT (1<<9) 292 #define HWP_ENERGY_PERF_PREFERENCE_BIT (1<<10) 293 #define HWP_PACKAGE_LEVEL_REQUEST_BIT (1<<11) 294 295 /* IA32_HWP_CAPABILITIES */ 296 #define HWP_HIGHEST_PERF(x) (((x) >> 0) & 0xff) 297 #define HWP_GUARANTEED_PERF(x) (((x) >> 8) & 0xff) 298 #define HWP_MOSTEFFICIENT_PERF(x) (((x) >> 16) & 0xff) 299 #define HWP_LOWEST_PERF(x) (((x) >> 24) & 0xff) 300 301 /* IA32_HWP_REQUEST */ 302 #define HWP_MIN_PERF(x) (x & 0xff) 303 #define HWP_MAX_PERF(x) ((x & 0xff) << 8) 304 #define HWP_DESIRED_PERF(x) ((x & 0xff) << 16) 305 #define HWP_ENERGY_PERF_PREFERENCE(x) (((unsigned long long) x & 0xff) << 24) 306 #define HWP_EPP_PERFORMANCE 0x00 307 #define HWP_EPP_BALANCE_PERFORMANCE 0x80 308 #define HWP_EPP_BALANCE_POWERSAVE 0xC0 309 #define HWP_EPP_POWERSAVE 0xFF 310 #define HWP_ACTIVITY_WINDOW(x) ((unsigned long long)(x & 0xff3) << 32) 311 #define HWP_PACKAGE_CONTROL(x) ((unsigned long long)(x & 0x1) << 42) 312 313 /* IA32_HWP_STATUS */ 314 #define HWP_GUARANTEED_CHANGE(x) (x & 0x1) 315 #define HWP_EXCURSION_TO_MINIMUM(x) (x & 0x4) 316 317 /* IA32_HWP_INTERRUPT */ 318 #define HWP_CHANGE_TO_GUARANTEED_INT(x) (x & 0x1) 319 #define HWP_EXCURSION_TO_MINIMUM_INT(x) (x & 0x2) 320 321 #define MSR_AMD64_MC0_MASK 0xc0010044 322 323 #define MSR_IA32_MCx_CTL(x) (MSR_IA32_MC0_CTL + 4*(x)) 324 #define MSR_IA32_MCx_STATUS(x) (MSR_IA32_MC0_STATUS + 4*(x)) 325 #define MSR_IA32_MCx_ADDR(x) (MSR_IA32_MC0_ADDR + 4*(x)) 326 #define MSR_IA32_MCx_MISC(x) (MSR_IA32_MC0_MISC + 4*(x)) 327 328 #define MSR_AMD64_MCx_MASK(x) (MSR_AMD64_MC0_MASK + (x)) 329 330 /* These are consecutive and not in the normal 4er MCE bank block */ 331 #define MSR_IA32_MC0_CTL2 0x00000280 332 #define MSR_IA32_MCx_CTL2(x) (MSR_IA32_MC0_CTL2 + (x)) 333 334 #define MSR_P6_PERFCTR0 0x000000c1 335 #define MSR_P6_PERFCTR1 0x000000c2 336 #define MSR_P6_EVNTSEL0 0x00000186 337 #define MSR_P6_EVNTSEL1 0x00000187 338 339 #define MSR_KNC_PERFCTR0 0x00000020 340 #define MSR_KNC_PERFCTR1 0x00000021 341 #define MSR_KNC_EVNTSEL0 0x00000028 342 #define MSR_KNC_EVNTSEL1 0x00000029 343 344 /* Alternative perfctr range with full access. */ 345 #define MSR_IA32_PMC0 0x000004c1 346 347 /* AMD64 MSRs. Not complete. See the architecture manual for a more 348 complete list. */ 349 350 #define MSR_AMD64_PATCH_LEVEL 0x0000008b 351 #define MSR_AMD64_TSC_RATIO 0xc0000104 352 #define MSR_AMD64_NB_CFG 0xc001001f 353 #define MSR_AMD64_CPUID_FN_1 0xc0011004 354 #define MSR_AMD64_PATCH_LOADER 0xc0010020 355 #define MSR_AMD64_OSVW_ID_LENGTH 0xc0010140 356 #define MSR_AMD64_OSVW_STATUS 0xc0010141 357 #define MSR_AMD64_LS_CFG 0xc0011020 358 #define MSR_AMD64_DC_CFG 0xc0011022 359 #define MSR_AMD64_BU_CFG2 0xc001102a 360 #define MSR_AMD64_IBSFETCHCTL 0xc0011030 361 #define MSR_AMD64_IBSFETCHLINAD 0xc0011031 362 #define MSR_AMD64_IBSFETCHPHYSAD 0xc0011032 363 #define MSR_AMD64_IBSFETCH_REG_COUNT 3 364 #define MSR_AMD64_IBSFETCH_REG_MASK ((1UL<<MSR_AMD64_IBSFETCH_REG_COUNT)-1) 365 #define MSR_AMD64_IBSOPCTL 0xc0011033 366 #define MSR_AMD64_IBSOPRIP 0xc0011034 367 #define MSR_AMD64_IBSOPDATA 0xc0011035 368 #define MSR_AMD64_IBSOPDATA2 0xc0011036 369 #define MSR_AMD64_IBSOPDATA3 0xc0011037 370 #define MSR_AMD64_IBSDCLINAD 0xc0011038 371 #define MSR_AMD64_IBSDCPHYSAD 0xc0011039 372 #define MSR_AMD64_IBSOP_REG_COUNT 7 373 #define MSR_AMD64_IBSOP_REG_MASK ((1UL<<MSR_AMD64_IBSOP_REG_COUNT)-1) 374 #define MSR_AMD64_IBSCTL 0xc001103a 375 #define MSR_AMD64_IBSBRTARGET 0xc001103b 376 #define MSR_AMD64_IBSOPDATA4 0xc001103d 377 #define MSR_AMD64_IBS_REG_COUNT_MAX 8 /* includes MSR_AMD64_IBSBRTARGET */ 378 379 #define MSR_AMD64_VIRT_SPEC_CTRL 0xc001011f 380 381 /* Fam 17h MSRs */ 382 #define MSR_F17H_IRPERF 0xc00000e9 383 384 /* Fam 16h MSRs */ 385 #define MSR_F16H_L2I_PERF_CTL 0xc0010230 386 #define MSR_F16H_L2I_PERF_CTR 0xc0010231 387 #define MSR_F16H_DR1_ADDR_MASK 0xc0011019 388 #define MSR_F16H_DR2_ADDR_MASK 0xc001101a 389 #define MSR_F16H_DR3_ADDR_MASK 0xc001101b 390 #define MSR_F16H_DR0_ADDR_MASK 0xc0011027 391 392 /* Fam 15h MSRs */ 393 #define MSR_F15H_PERF_CTL 0xc0010200 394 #define MSR_F15H_PERF_CTR 0xc0010201 395 #define MSR_F15H_NB_PERF_CTL 0xc0010240 396 #define MSR_F15H_NB_PERF_CTR 0xc0010241 397 #define MSR_F15H_PTSC 0xc0010280 398 #define MSR_F15H_IC_CFG 0xc0011021 399 #define MSR_F15H_EX_CFG 0xc001102c 400 401 /* Fam 10h MSRs */ 402 #define MSR_FAM10H_MMIO_CONF_BASE 0xc0010058 403 #define FAM10H_MMIO_CONF_ENABLE (1<<0) 404 #define FAM10H_MMIO_CONF_BUSRANGE_MASK 0xf 405 #define FAM10H_MMIO_CONF_BUSRANGE_SHIFT 2 406 #define FAM10H_MMIO_CONF_BASE_MASK 0xfffffffULL 407 #define FAM10H_MMIO_CONF_BASE_SHIFT 20 408 #define MSR_FAM10H_NODE_ID 0xc001100c 409 #define MSR_F10H_DECFG 0xc0011029 410 #define MSR_F10H_DECFG_LFENCE_SERIALIZE_BIT 1 411 #define MSR_F10H_DECFG_LFENCE_SERIALIZE BIT_ULL(MSR_F10H_DECFG_LFENCE_SERIALIZE_BIT) 412 413 /* K8 MSRs */ 414 #define MSR_K8_TOP_MEM1 0xc001001a 415 #define MSR_K8_TOP_MEM2 0xc001001d 416 #define MSR_K8_SYSCFG 0xc0010010 417 #define MSR_K8_SYSCFG_MEM_ENCRYPT_BIT 23 418 #define MSR_K8_SYSCFG_MEM_ENCRYPT BIT_ULL(MSR_K8_SYSCFG_MEM_ENCRYPT_BIT) 419 #define MSR_K8_INT_PENDING_MSG 0xc0010055 420 /* C1E active bits in int pending message */ 421 #define K8_INTP_C1E_ACTIVE_MASK 0x18000000 422 #define MSR_K8_TSEG_ADDR 0xc0010112 423 #define MSR_K8_TSEG_MASK 0xc0010113 424 #define K8_MTRRFIXRANGE_DRAM_ENABLE 0x00040000 /* MtrrFixDramEn bit */ 425 #define K8_MTRRFIXRANGE_DRAM_MODIFY 0x00080000 /* MtrrFixDramModEn bit */ 426 #define K8_MTRR_RDMEM_WRMEM_MASK 0x18181818 /* Mask: RdMem|WrMem */ 427 428 /* K7 MSRs */ 429 #define MSR_K7_EVNTSEL0 0xc0010000 430 #define MSR_K7_PERFCTR0 0xc0010004 431 #define MSR_K7_EVNTSEL1 0xc0010001 432 #define MSR_K7_PERFCTR1 0xc0010005 433 #define MSR_K7_EVNTSEL2 0xc0010002 434 #define MSR_K7_PERFCTR2 0xc0010006 435 #define MSR_K7_EVNTSEL3 0xc0010003 436 #define MSR_K7_PERFCTR3 0xc0010007 437 #define MSR_K7_CLK_CTL 0xc001001b 438 #define MSR_K7_HWCR 0xc0010015 439 #define MSR_K7_FID_VID_CTL 0xc0010041 440 #define MSR_K7_FID_VID_STATUS 0xc0010042 441 442 /* K6 MSRs */ 443 #define MSR_K6_WHCR 0xc0000082 444 #define MSR_K6_UWCCR 0xc0000085 445 #define MSR_K6_EPMR 0xc0000086 446 #define MSR_K6_PSOR 0xc0000087 447 #define MSR_K6_PFIR 0xc0000088 448 449 /* Centaur-Hauls/IDT defined MSRs. */ 450 #define MSR_IDT_FCR1 0x00000107 451 #define MSR_IDT_FCR2 0x00000108 452 #define MSR_IDT_FCR3 0x00000109 453 #define MSR_IDT_FCR4 0x0000010a 454 455 #define MSR_IDT_MCR0 0x00000110 456 #define MSR_IDT_MCR1 0x00000111 457 #define MSR_IDT_MCR2 0x00000112 458 #define MSR_IDT_MCR3 0x00000113 459 #define MSR_IDT_MCR4 0x00000114 460 #define MSR_IDT_MCR5 0x00000115 461 #define MSR_IDT_MCR6 0x00000116 462 #define MSR_IDT_MCR7 0x00000117 463 #define MSR_IDT_MCR_CTRL 0x00000120 464 465 /* VIA Cyrix defined MSRs*/ 466 #define MSR_VIA_FCR 0x00001107 467 #define MSR_VIA_LONGHAUL 0x0000110a 468 #define MSR_VIA_RNG 0x0000110b 469 #define MSR_VIA_BCR2 0x00001147 470 471 /* Transmeta defined MSRs */ 472 #define MSR_TMTA_LONGRUN_CTRL 0x80868010 473 #define MSR_TMTA_LONGRUN_FLAGS 0x80868011 474 #define MSR_TMTA_LRTI_READOUT 0x80868018 475 #define MSR_TMTA_LRTI_VOLT_MHZ 0x8086801a 476 477 /* Intel defined MSRs. */ 478 #define MSR_IA32_P5_MC_ADDR 0x00000000 479 #define MSR_IA32_P5_MC_TYPE 0x00000001 480 #define MSR_IA32_TSC 0x00000010 481 #define MSR_IA32_PLATFORM_ID 0x00000017 482 #define MSR_IA32_EBL_CR_POWERON 0x0000002a 483 #define MSR_EBC_FREQUENCY_ID 0x0000002c 484 #define MSR_SMI_COUNT 0x00000034 485 #define MSR_IA32_FEATURE_CONTROL 0x0000003a 486 #define MSR_IA32_TSC_ADJUST 0x0000003b 487 #define MSR_IA32_BNDCFGS 0x00000d90 488 489 #define MSR_IA32_BNDCFGS_RSVD 0x00000ffc 490 491 #define MSR_IA32_XSS 0x00000da0 492 493 #define FEATURE_CONTROL_LOCKED (1<<0) 494 #define FEATURE_CONTROL_VMXON_ENABLED_INSIDE_SMX (1<<1) 495 #define FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX (1<<2) 496 #define FEATURE_CONTROL_LMCE (1<<20) 497 498 #define MSR_IA32_APICBASE 0x0000001b 499 #define MSR_IA32_APICBASE_BSP (1<<8) 500 #define MSR_IA32_APICBASE_ENABLE (1<<11) 501 #define MSR_IA32_APICBASE_BASE (0xfffff<<12) 502 503 #define MSR_IA32_TSCDEADLINE 0x000006e0 504 505 #define MSR_IA32_UCODE_WRITE 0x00000079 506 #define MSR_IA32_UCODE_REV 0x0000008b 507 508 #define MSR_IA32_SMM_MONITOR_CTL 0x0000009b 509 #define MSR_IA32_SMBASE 0x0000009e 510 511 #define MSR_IA32_PERF_STATUS 0x00000198 512 #define MSR_IA32_PERF_CTL 0x00000199 513 #define INTEL_PERF_CTL_MASK 0xffff 514 #define MSR_AMD_PSTATE_DEF_BASE 0xc0010064 515 #define MSR_AMD_PERF_STATUS 0xc0010063 516 #define MSR_AMD_PERF_CTL 0xc0010062 517 518 #define MSR_IA32_MPERF 0x000000e7 519 #define MSR_IA32_APERF 0x000000e8 520 521 #define MSR_IA32_THERM_CONTROL 0x0000019a 522 #define MSR_IA32_THERM_INTERRUPT 0x0000019b 523 524 #define THERM_INT_HIGH_ENABLE (1 << 0) 525 #define THERM_INT_LOW_ENABLE (1 << 1) 526 #define THERM_INT_PLN_ENABLE (1 << 24) 527 528 #define MSR_IA32_THERM_STATUS 0x0000019c 529 530 #define THERM_STATUS_PROCHOT (1 << 0) 531 #define THERM_STATUS_POWER_LIMIT (1 << 10) 532 533 #define MSR_THERM2_CTL 0x0000019d 534 535 #define MSR_THERM2_CTL_TM_SELECT (1ULL << 16) 536 537 #define MSR_IA32_MISC_ENABLE 0x000001a0 538 539 #define MSR_IA32_TEMPERATURE_TARGET 0x000001a2 540 541 #define MSR_MISC_FEATURE_CONTROL 0x000001a4 542 #define MSR_MISC_PWR_MGMT 0x000001aa 543 544 #define MSR_IA32_ENERGY_PERF_BIAS 0x000001b0 545 #define ENERGY_PERF_BIAS_PERFORMANCE 0 546 #define ENERGY_PERF_BIAS_BALANCE_PERFORMANCE 4 547 #define ENERGY_PERF_BIAS_NORMAL 6 548 #define ENERGY_PERF_BIAS_BALANCE_POWERSAVE 8 549 #define ENERGY_PERF_BIAS_POWERSAVE 15 550 551 #define MSR_IA32_PACKAGE_THERM_STATUS 0x000001b1 552 553 #define PACKAGE_THERM_STATUS_PROCHOT (1 << 0) 554 #define PACKAGE_THERM_STATUS_POWER_LIMIT (1 << 10) 555 556 #define MSR_IA32_PACKAGE_THERM_INTERRUPT 0x000001b2 557 558 #define PACKAGE_THERM_INT_HIGH_ENABLE (1 << 0) 559 #define PACKAGE_THERM_INT_LOW_ENABLE (1 << 1) 560 #define PACKAGE_THERM_INT_PLN_ENABLE (1 << 24) 561 562 /* Thermal Thresholds Support */ 563 #define THERM_INT_THRESHOLD0_ENABLE (1 << 15) 564 #define THERM_SHIFT_THRESHOLD0 8 565 #define THERM_MASK_THRESHOLD0 (0x7f << THERM_SHIFT_THRESHOLD0) 566 #define THERM_INT_THRESHOLD1_ENABLE (1 << 23) 567 #define THERM_SHIFT_THRESHOLD1 16 568 #define THERM_MASK_THRESHOLD1 (0x7f << THERM_SHIFT_THRESHOLD1) 569 #define THERM_STATUS_THRESHOLD0 (1 << 6) 570 #define THERM_LOG_THRESHOLD0 (1 << 7) 571 #define THERM_STATUS_THRESHOLD1 (1 << 8) 572 #define THERM_LOG_THRESHOLD1 (1 << 9) 573 574 /* MISC_ENABLE bits: architectural */ 575 #define MSR_IA32_MISC_ENABLE_FAST_STRING_BIT 0 576 #define MSR_IA32_MISC_ENABLE_FAST_STRING (1ULL << MSR_IA32_MISC_ENABLE_FAST_STRING_BIT) 577 #define MSR_IA32_MISC_ENABLE_TCC_BIT 1 578 #define MSR_IA32_MISC_ENABLE_TCC (1ULL << MSR_IA32_MISC_ENABLE_TCC_BIT) 579 #define MSR_IA32_MISC_ENABLE_EMON_BIT 7 580 #define MSR_IA32_MISC_ENABLE_EMON (1ULL << MSR_IA32_MISC_ENABLE_EMON_BIT) 581 #define MSR_IA32_MISC_ENABLE_BTS_UNAVAIL_BIT 11 582 #define MSR_IA32_MISC_ENABLE_BTS_UNAVAIL (1ULL << MSR_IA32_MISC_ENABLE_BTS_UNAVAIL_BIT) 583 #define MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL_BIT 12 584 #define MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL (1ULL << MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL_BIT) 585 #define MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP_BIT 16 586 #define MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP (1ULL << MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP_BIT) 587 #define MSR_IA32_MISC_ENABLE_MWAIT_BIT 18 588 #define MSR_IA32_MISC_ENABLE_MWAIT (1ULL << MSR_IA32_MISC_ENABLE_MWAIT_BIT) 589 #define MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT 22 590 #define MSR_IA32_MISC_ENABLE_LIMIT_CPUID (1ULL << MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT) 591 #define MSR_IA32_MISC_ENABLE_XTPR_DISABLE_BIT 23 592 #define MSR_IA32_MISC_ENABLE_XTPR_DISABLE (1ULL << MSR_IA32_MISC_ENABLE_XTPR_DISABLE_BIT) 593 #define MSR_IA32_MISC_ENABLE_XD_DISABLE_BIT 34 594 #define MSR_IA32_MISC_ENABLE_XD_DISABLE (1ULL << MSR_IA32_MISC_ENABLE_XD_DISABLE_BIT) 595 596 /* MISC_ENABLE bits: model-specific, meaning may vary from core to core */ 597 #define MSR_IA32_MISC_ENABLE_X87_COMPAT_BIT 2 598 #define MSR_IA32_MISC_ENABLE_X87_COMPAT (1ULL << MSR_IA32_MISC_ENABLE_X87_COMPAT_BIT) 599 #define MSR_IA32_MISC_ENABLE_TM1_BIT 3 600 #define MSR_IA32_MISC_ENABLE_TM1 (1ULL << MSR_IA32_MISC_ENABLE_TM1_BIT) 601 #define MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE_BIT 4 602 #define MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE (1ULL << MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE_BIT) 603 #define MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE_BIT 6 604 #define MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE (1ULL << MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE_BIT) 605 #define MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK_BIT 8 606 #define MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK (1ULL << MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK_BIT) 607 #define MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_BIT 9 608 #define MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE (1ULL << MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_BIT) 609 #define MSR_IA32_MISC_ENABLE_FERR_BIT 10 610 #define MSR_IA32_MISC_ENABLE_FERR (1ULL << MSR_IA32_MISC_ENABLE_FERR_BIT) 611 #define MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX_BIT 10 612 #define MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX (1ULL << MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX_BIT) 613 #define MSR_IA32_MISC_ENABLE_TM2_BIT 13 614 #define MSR_IA32_MISC_ENABLE_TM2 (1ULL << MSR_IA32_MISC_ENABLE_TM2_BIT) 615 #define MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE_BIT 19 616 #define MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE (1ULL << MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE_BIT) 617 #define MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK_BIT 20 618 #define MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK (1ULL << MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK_BIT) 619 #define MSR_IA32_MISC_ENABLE_L1D_CONTEXT_BIT 24 620 #define MSR_IA32_MISC_ENABLE_L1D_CONTEXT (1ULL << MSR_IA32_MISC_ENABLE_L1D_CONTEXT_BIT) 621 #define MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE_BIT 37 622 #define MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE (1ULL << MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE_BIT) 623 #define MSR_IA32_MISC_ENABLE_TURBO_DISABLE_BIT 38 624 #define MSR_IA32_MISC_ENABLE_TURBO_DISABLE (1ULL << MSR_IA32_MISC_ENABLE_TURBO_DISABLE_BIT) 625 #define MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE_BIT 39 626 #define MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE (1ULL << MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE_BIT) 627 628 /* MISC_FEATURES_ENABLES non-architectural features */ 629 #define MSR_MISC_FEATURES_ENABLES 0x00000140 630 631 #define MSR_MISC_FEATURES_ENABLES_CPUID_FAULT_BIT 0 632 #define MSR_MISC_FEATURES_ENABLES_CPUID_FAULT BIT_ULL(MSR_MISC_FEATURES_ENABLES_CPUID_FAULT_BIT) 633 #define MSR_MISC_FEATURES_ENABLES_RING3MWAIT_BIT 1 634 635 #define MSR_IA32_TSC_DEADLINE 0x000006E0 636 637 638 #define MSR_TSX_FORCE_ABORT 0x0000010F 639 640 #define MSR_TFA_RTM_FORCE_ABORT_BIT 0 641 #define MSR_TFA_RTM_FORCE_ABORT BIT_ULL(MSR_TFA_RTM_FORCE_ABORT_BIT) 642 643 /* P4/Xeon+ specific */ 644 #define MSR_IA32_MCG_EAX 0x00000180 645 #define MSR_IA32_MCG_EBX 0x00000181 646 #define MSR_IA32_MCG_ECX 0x00000182 647 #define MSR_IA32_MCG_EDX 0x00000183 648 #define MSR_IA32_MCG_ESI 0x00000184 649 #define MSR_IA32_MCG_EDI 0x00000185 650 #define MSR_IA32_MCG_EBP 0x00000186 651 #define MSR_IA32_MCG_ESP 0x00000187 652 #define MSR_IA32_MCG_EFLAGS 0x00000188 653 #define MSR_IA32_MCG_EIP 0x00000189 654 #define MSR_IA32_MCG_RESERVED 0x0000018a 655 656 /* Pentium IV performance counter MSRs */ 657 #define MSR_P4_BPU_PERFCTR0 0x00000300 658 #define MSR_P4_BPU_PERFCTR1 0x00000301 659 #define MSR_P4_BPU_PERFCTR2 0x00000302 660 #define MSR_P4_BPU_PERFCTR3 0x00000303 661 #define MSR_P4_MS_PERFCTR0 0x00000304 662 #define MSR_P4_MS_PERFCTR1 0x00000305 663 #define MSR_P4_MS_PERFCTR2 0x00000306 664 #define MSR_P4_MS_PERFCTR3 0x00000307 665 #define MSR_P4_FLAME_PERFCTR0 0x00000308 666 #define MSR_P4_FLAME_PERFCTR1 0x00000309 667 #define MSR_P4_FLAME_PERFCTR2 0x0000030a 668 #define MSR_P4_FLAME_PERFCTR3 0x0000030b 669 #define MSR_P4_IQ_PERFCTR0 0x0000030c 670 #define MSR_P4_IQ_PERFCTR1 0x0000030d 671 #define MSR_P4_IQ_PERFCTR2 0x0000030e 672 #define MSR_P4_IQ_PERFCTR3 0x0000030f 673 #define MSR_P4_IQ_PERFCTR4 0x00000310 674 #define MSR_P4_IQ_PERFCTR5 0x00000311 675 #define MSR_P4_BPU_CCCR0 0x00000360 676 #define MSR_P4_BPU_CCCR1 0x00000361 677 #define MSR_P4_BPU_CCCR2 0x00000362 678 #define MSR_P4_BPU_CCCR3 0x00000363 679 #define MSR_P4_MS_CCCR0 0x00000364 680 #define MSR_P4_MS_CCCR1 0x00000365 681 #define MSR_P4_MS_CCCR2 0x00000366 682 #define MSR_P4_MS_CCCR3 0x00000367 683 #define MSR_P4_FLAME_CCCR0 0x00000368 684 #define MSR_P4_FLAME_CCCR1 0x00000369 685 #define MSR_P4_FLAME_CCCR2 0x0000036a 686 #define MSR_P4_FLAME_CCCR3 0x0000036b 687 #define MSR_P4_IQ_CCCR0 0x0000036c 688 #define MSR_P4_IQ_CCCR1 0x0000036d 689 #define MSR_P4_IQ_CCCR2 0x0000036e 690 #define MSR_P4_IQ_CCCR3 0x0000036f 691 #define MSR_P4_IQ_CCCR4 0x00000370 692 #define MSR_P4_IQ_CCCR5 0x00000371 693 #define MSR_P4_ALF_ESCR0 0x000003ca 694 #define MSR_P4_ALF_ESCR1 0x000003cb 695 #define MSR_P4_BPU_ESCR0 0x000003b2 696 #define MSR_P4_BPU_ESCR1 0x000003b3 697 #define MSR_P4_BSU_ESCR0 0x000003a0 698 #define MSR_P4_BSU_ESCR1 0x000003a1 699 #define MSR_P4_CRU_ESCR0 0x000003b8 700 #define MSR_P4_CRU_ESCR1 0x000003b9 701 #define MSR_P4_CRU_ESCR2 0x000003cc 702 #define MSR_P4_CRU_ESCR3 0x000003cd 703 #define MSR_P4_CRU_ESCR4 0x000003e0 704 #define MSR_P4_CRU_ESCR5 0x000003e1 705 #define MSR_P4_DAC_ESCR0 0x000003a8 706 #define MSR_P4_DAC_ESCR1 0x000003a9 707 #define MSR_P4_FIRM_ESCR0 0x000003a4 708 #define MSR_P4_FIRM_ESCR1 0x000003a5 709 #define MSR_P4_FLAME_ESCR0 0x000003a6 710 #define MSR_P4_FLAME_ESCR1 0x000003a7 711 #define MSR_P4_FSB_ESCR0 0x000003a2 712 #define MSR_P4_FSB_ESCR1 0x000003a3 713 #define MSR_P4_IQ_ESCR0 0x000003ba 714 #define MSR_P4_IQ_ESCR1 0x000003bb 715 #define MSR_P4_IS_ESCR0 0x000003b4 716 #define MSR_P4_IS_ESCR1 0x000003b5 717 #define MSR_P4_ITLB_ESCR0 0x000003b6 718 #define MSR_P4_ITLB_ESCR1 0x000003b7 719 #define MSR_P4_IX_ESCR0 0x000003c8 720 #define MSR_P4_IX_ESCR1 0x000003c9 721 #define MSR_P4_MOB_ESCR0 0x000003aa 722 #define MSR_P4_MOB_ESCR1 0x000003ab 723 #define MSR_P4_MS_ESCR0 0x000003c0 724 #define MSR_P4_MS_ESCR1 0x000003c1 725 #define MSR_P4_PMH_ESCR0 0x000003ac 726 #define MSR_P4_PMH_ESCR1 0x000003ad 727 #define MSR_P4_RAT_ESCR0 0x000003bc 728 #define MSR_P4_RAT_ESCR1 0x000003bd 729 #define MSR_P4_SAAT_ESCR0 0x000003ae 730 #define MSR_P4_SAAT_ESCR1 0x000003af 731 #define MSR_P4_SSU_ESCR0 0x000003be 732 #define MSR_P4_SSU_ESCR1 0x000003bf /* guess: not in manual */ 733 734 #define MSR_P4_TBPU_ESCR0 0x000003c2 735 #define MSR_P4_TBPU_ESCR1 0x000003c3 736 #define MSR_P4_TC_ESCR0 0x000003c4 737 #define MSR_P4_TC_ESCR1 0x000003c5 738 #define MSR_P4_U2L_ESCR0 0x000003b0 739 #define MSR_P4_U2L_ESCR1 0x000003b1 740 741 #define MSR_P4_PEBS_MATRIX_VERT 0x000003f2 742 743 /* Intel Core-based CPU performance counters */ 744 #define MSR_CORE_PERF_FIXED_CTR0 0x00000309 745 #define MSR_CORE_PERF_FIXED_CTR1 0x0000030a 746 #define MSR_CORE_PERF_FIXED_CTR2 0x0000030b 747 #define MSR_CORE_PERF_FIXED_CTR_CTRL 0x0000038d 748 #define MSR_CORE_PERF_GLOBAL_STATUS 0x0000038e 749 #define MSR_CORE_PERF_GLOBAL_CTRL 0x0000038f 750 #define MSR_CORE_PERF_GLOBAL_OVF_CTRL 0x00000390 751 752 /* Geode defined MSRs */ 753 #define MSR_GEODE_BUSCONT_CONF0 0x00001900 754 755 /* Intel VT MSRs */ 756 #define MSR_IA32_VMX_BASIC 0x00000480 757 #define MSR_IA32_VMX_PINBASED_CTLS 0x00000481 758 #define MSR_IA32_VMX_PROCBASED_CTLS 0x00000482 759 #define MSR_IA32_VMX_EXIT_CTLS 0x00000483 760 #define MSR_IA32_VMX_ENTRY_CTLS 0x00000484 761 #define MSR_IA32_VMX_MISC 0x00000485 762 #define MSR_IA32_VMX_CR0_FIXED0 0x00000486 763 #define MSR_IA32_VMX_CR0_FIXED1 0x00000487 764 #define MSR_IA32_VMX_CR4_FIXED0 0x00000488 765 #define MSR_IA32_VMX_CR4_FIXED1 0x00000489 766 #define MSR_IA32_VMX_VMCS_ENUM 0x0000048a 767 #define MSR_IA32_VMX_PROCBASED_CTLS2 0x0000048b 768 #define MSR_IA32_VMX_EPT_VPID_CAP 0x0000048c 769 #define MSR_IA32_VMX_TRUE_PINBASED_CTLS 0x0000048d 770 #define MSR_IA32_VMX_TRUE_PROCBASED_CTLS 0x0000048e 771 #define MSR_IA32_VMX_TRUE_EXIT_CTLS 0x0000048f 772 #define MSR_IA32_VMX_TRUE_ENTRY_CTLS 0x00000490 773 #define MSR_IA32_VMX_VMFUNC 0x00000491 774 775 /* VMX_BASIC bits and bitmasks */ 776 #define VMX_BASIC_VMCS_SIZE_SHIFT 32 777 #define VMX_BASIC_TRUE_CTLS (1ULL << 55) 778 #define VMX_BASIC_64 0x0001000000000000LLU 779 #define VMX_BASIC_MEM_TYPE_SHIFT 50 780 #define VMX_BASIC_MEM_TYPE_MASK 0x003c000000000000LLU 781 #define VMX_BASIC_MEM_TYPE_WB 6LLU 782 #define VMX_BASIC_INOUT 0x0040000000000000LLU 783 784 /* MSR_IA32_VMX_MISC bits */ 785 #define MSR_IA32_VMX_MISC_VMWRITE_SHADOW_RO_FIELDS (1ULL << 29) 786 #define MSR_IA32_VMX_MISC_PREEMPTION_TIMER_SCALE 0x1F 787 /* AMD-V MSRs */ 788 789 #define MSR_VM_CR 0xc0010114 790 #define MSR_VM_IGNNE 0xc0010115 791 #define MSR_VM_HSAVE_PA 0xc0010117 792 793 #endif /* _ASM_X86_MSR_INDEX_H */ 794