Home
last modified time | relevance | path

Searched defs:_table (Results 1 – 9 of 9) sorted by relevance

/drivers/clk/sunxi-ng/
Dccu_div.h51 #define _SUNXI_CCU_DIV_TABLE_FLAGS(_shift, _width, _table, _flags) \ argument
59 #define _SUNXI_CCU_DIV_TABLE(_shift, _width, _table) \ argument
97 _table, _gate, _flags) \ argument
114 _table, _flags) \ argument
120 _parents, _table, \ argument
Dccu_mux.h32 #define _SUNXI_CCU_MUX_TABLE(_shift, _width, _table) \ argument
50 #define SUNXI_CCU_MUX_TABLE_WITH_GATE(_struct, _name, _parents, _table, \ argument
/drivers/clk/mvebu/
Darmada-37xx-periph.c114 #define PERIPH_DIV(_name, _reg, _shift, _table) \ argument
129 #define PERIPH_CLK_FULL(_name, _bit, _shift, _reg, _shift1, _table) \ argument
134 #define PERIPH_CLK_GATE_DIV(_name, _bit, _reg, _shift, _table) \ argument
138 #define PERIPH_CLK_MUX_DIV(_name, _shift, _reg, _shift_div, _table) \ argument
/drivers/clk/zte/
Dclk.h58 #define ZX_PLL(_name, _parent, _reg, _table, _pd, _lock) \ argument
73 #define ZX296718_PLL(_name, _parent, _reg, _table) \ argument
143 #define DIV_T(_id, _name, _parent, _reg, _shift, _width, _flag, _table) \ argument
/drivers/iio/health/
Dafe440x.h125 #define AFE440X_TABLE_ATTR(_name, _table) \ argument
153 #define AFE440X_ATTR(_name, _field, _table) \ argument
/drivers/clk/nxp/
Dclk-lpc18xx-cgu.c171 #define LPC1XX_CGU_SRC_CLK_DIV(_id, _width, _table) \ argument
205 #define LPC1XX_CGU_BASE_CLK(_id, _table, _flags) \ argument
271 #define LPC1XX_CGU_CLK_PLL(_id, _table, _pll_ops) \ argument
Dclk-lpc32xx.c1114 #define LPC32XX_DEFINE_MUX(_idx, _reg, _shift, _mask, _table, _flags) \ argument
1135 #define LPC32XX_DEFINE_DIV(_idx, _reg, _shift, _width, _table, _flags) \ argument
/drivers/regulator/
Dbcm590xx-regulator.c157 #define BCM590XX_REG_TABLE(_name, _table) \ argument
/drivers/clk/tegra/
Dclk.h594 _gate_flags, _table, _lock) \ argument
637 _clk_num, _gate_flags, _clk_id, _table, \ argument