Searched defs:pll (Results 1 – 15 of 15) sorted by relevance
| /arch/c6x/platforms/ |
| D | plldata.c | 172 struct pll_data *pll = &c6x_soc_pll1; in c6455_setup_clocks() local
210 struct pll_data *pll = &c6x_soc_pll1; in c6457_setup_clocks() local
260 struct pll_data *pll = &c6x_soc_pll1; in c6472_setup_clocks() local
309 struct pll_data *pll = &c6x_soc_pll1; in c6474_setup_clocks() local
358 struct pll_data *pll = &c6x_soc_pll1; in c6678_setup_clocks() local
423 struct pll_data *pll = &c6x_soc_pll1; in c64x_setup_clocks() local
|
| D | pll.c | 204 static u32 pll_read(struct pll_data *pll, int reg) in pll_read()
212 struct pll_data *pll; in clk_sysclk_recalc() local
273 struct pll_data *pll = clk->pll_data; in clk_pllclk_recalc() local
|
| /arch/arm/mach-davinci/ |
| D | clock.c | 318 struct pll_data *pll; in clk_sysclk_recalc() local
356 struct pll_data *pll; in davinci_set_sysclk_rate() local
444 struct pll_data *pll = clk->pll_data; in clk_pllclk_recalc() local
511 int davinci_set_pllrate(struct pll_data *pll, unsigned int prediv, in davinci_set_pllrate()
635 struct pll_data *pll = clk->pll_data; in davinci_clk_init() local
|
| D | da850.c | 1205 struct pll_data *pll = clk->pll_data; in da850_set_pll0rate() local
|
| /arch/mips/boot/dts/qca/ |
| D | ar9331.dtsi | 90 pll: pll-controller@18050000 { label
|
| D | ar9132.dtsi | 89 pll: pll-controller@18050000 { label
|
| /arch/mips/ath79/ |
| D | clock.c | 63 u32 pll; in ar71xx_clocks_init() local
106 u32 pll; in ar724x_clk_init() local
248 u32 pll, out_div, ref_div, nint, nfrac, frac, clk_ctrl, postdiv; in ar934x_clocks_init() local
364 u32 pll, out_div, ref_div, nint, frac, clk_ctrl, postdiv; in qca955x_clocks_init() local
|
| /arch/m68k/q40/ |
| D | config.c | 302 static int q40_get_rtc_pll(struct rtc_pll_info *pll) in q40_get_rtc_pll()
318 static int q40_set_rtc_pll(struct rtc_pll_info *pll) in q40_set_rtc_pll()
|
| /arch/m68k/kernel/ |
| D | time.c | 106 struct rtc_pll_info pll; in rtc_ioctl() local
|
| /arch/cris/include/arch-v32/arch/hwregs/ |
| D | config_defs.h | 93 unsigned int pll : 1; member
101 unsigned int pll : 1; member
|
| /arch/cris/include/arch-v32/mach-fs/mach/hwregs/ |
| D | config_defs.h | 93 unsigned int pll : 1; member
101 unsigned int pll : 1; member
|
| /arch/mips/ar7/ |
| D | clock.c | 62 u32 pll; member
178 u32 pll = readl(&clock->pll); in tnetd7300_get_clock() local
|
| /arch/arm/plat-samsung/include/plat/ |
| D | cpu-freq-core.h | 123 struct cpufreq_frequency_table pll; member
|
| /arch/cris/include/arch-v32/mach-a3/mach/hwregs/ |
| D | clkgen_defs.h | 96 unsigned int pll : 1; member
|
| /arch/alpha/include/asm/ |
| D | core_marvel.h | 269 #define IO7_PLL_RNGA(pll) (((pll) >> 3) & 0x7) argument
270 #define IO7_PLL_RNGB(pll) (((pll) >> 6) & 0x7) argument
|