Searched refs:CALL (Results 1 – 15 of 15) sorted by relevance
/arch/metag/tbx/ |
D | tbitimer.S | 67 CALL D0FrT,#LO(___TBITimeCore) /* and perform register update */ 92 CALL D0FrT,#LO(___TBITimeCore) /* with no register update */ 116 CALL D0FrT,#LO(___TBITimeCore) /* with no register update */ 148 CALL D0FrT,#LO(___TBITimeCore) /* with no register update */
|
D | tbictx.S | 67 CALL D1RtP,#LO(___TBICtxSave)
|
/arch/blackfin/lib/ |
D | modsi3.S | 44 CALL ___divsi3; /* Compute signed quotient using ___divsi3()*/
|
D | umodsi3.S | 37 CALL ___udivsi3; /* Compute unsigned quotient using ___udiv32()*/
|
/arch/metag/kernel/ |
D | ftrace_stub.S | 27 CALL D1RtP,#LO(_ftrace_stub)
|
D | head.S | 39 CALL D1RtP,#LO(_metag_start_kernel)
|
/arch/powerpc/kernel/ |
D | Makefile | 164 quiet_cmd_systbl_chk = CALL $< 174 quiet_cmd_prom_init_check = CALL $<
|
/arch/x86/include/asm/ |
D | perf_event_p4.h | 723 P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE, CALL, 2), 728 P4_GEN_ESCR_EMASK(P4_EVENT_RETIRED_BRANCH_TYPE, CALL, 2),
|
/arch/m68k/ifpsp060/ |
D | iskeleton.S | 43 | (1) EXAMPLE CALL-OUTS # 309 | (3) EXAMPLE CALL-OUT SECTION #
|
D | fskeleton.S | 40 | (1) EXAMPLE CALL-OUTS # 300 | (3) EXAMPLE CALL-OUT SECTION #
|
D | os.S | 38 | EXAMPLE CALL-OUTS #
|
/arch/x86/events/intel/ |
D | p4.c | 350 P4_ESCR_EMASK_BIT(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE, CALL) | 360 P4_ESCR_EMASK_BIT(P4_EVENT_RETIRED_BRANCH_TYPE, CALL) | 688 P4_ESCR_EMASK_BIT(P4_EVENT_RETIRED_BRANCH_TYPE, CALL) |
|
/arch/sparc/net/ |
D | bpf_jit_comp_32.c | 85 #define CALL F1(1) macro 243 *prog++ = CALL | (((_off) >> 2) & 0x3fffffff); \
|
D | bpf_jit_comp_64.c | 165 #define CALL F1(1) macro 261 ctx->image[ctx->idx] = CALL | ((off >> 2) & 0x3fffffff); in emit_call()
|
/arch/x86/lib/ |
D | x86-opcode-map.txt | 293 # in "near" jumps and calls is 16-bit. For CALL, 296 e8: CALL Jz (f64) 475 # Note: "forced64" is Intel CPU behavior (see comment about CALL insn). 929 # Note: "forced64" is Intel CPU behavior (see comment about CALL insn).
|