| /arch/metag/tbx/ |
| D | tbidspram.S | 40 LSR D1Ar1, D1Ar1, #_TBIECH_DSPRAM_DUA_S
41 AND D1Ar1, D1Ar1, #(_TBIECH_DSPRAM_DUA_BITS >> _TBIECH_DSPRAM_DUA_S)
42 SUB TXRPT, D1Ar1, #1
74 LSR D1Ar1, D1Ar1, #_TBIECH_DSPRAM_DUB_S
75 AND D1Ar1, D1Ar1, #(_TBIECH_DSPRAM_DUB_BITS >> _TBIECH_DSPRAM_DUB_S)
76 SUB TXRPT, D1Ar1, #1
108 LSR D1Ar1, D1Ar1, #_TBIECH_DSPRAM_DUA_S
109 AND D1Ar1, D1Ar1, #(_TBIECH_DSPRAM_DUA_BITS >> _TBIECH_DSPRAM_DUA_S)
110 SUB TXRPT, D1Ar1, #1
142 LSR D1Ar1, D1Ar1, #_TBIECH_DSPRAM_DUB_S
[all …]
|
| D | tbisoft.S | 101 MOV D1Re0,D1Ar1
102 ADD D1RtP,D1Ar1,#TBICTX_AX
105 ADD A0.2,D1Ar1,#TBICTX_DX+(8*5)
130 MOV D1Re0,D1Ar1
132 ADD D1RtP,D1Ar1,#TBICTX_AX
184 ADD D1Ar1,D1Ar1,#7 /* Align stack to 64-bits */
185 ANDMB D1Ar1,D1Ar1,#0xfff8 /* by rounding base up */
186 MOV A0.2,D1Ar1 /* A0.2 is new stack */
187 MOV D0FrT,D1Ar1 /* Initial puesdo-frame pointer */
202 MOVT D1Ar1,#HI($LSwitchExit) /* Async restore code */
[all …]
|
| D | tbipcx.S | 76 ADD D1Ar1,D1Ar1,#7 /* PRIV system stack here */
79 ANDMB D1Ar1,D1Ar1,#0xfff8 /* align priv stack to 64-bit */
80 MOV D1Re0,D1Ar1 /* and set result to arg */
81 MOVMI A0.2,D1Ar1 /* use priv stack if PRIV set */
145 MOV D1Ar1,TXDIVTIME /* Calc catch buffer pSrc */
149 TSTT D1Ar1,#HI(TXDIVTIME_RPDIRTY_BIT)/* NZ = RPDIRTY */
157 MOVT D1Ar1,#TBICTX_FPAC_BIT /* Copy FPActive into FPAC */
159 ORNZ D0Ar2,D0Ar2,D1Ar1
161 MOV D1Ar1,PCX /* Read CurrPC */
163 SETL [A0FrP+#TBICTX_Flags],D0Ar2,D1Ar1 /* Set pCtx header fields */
[all …]
|
| D | tbicore.S | 61 CMP D1Ar1,#0 /* Is pStart provided? */
66 MOVNZ D1Ar3,D1Ar1 /* Use pStart if provided */
119 DCACHE [D1Ar1],A0.3 /* Flush Cache line */
120 GETD D0Re0,[D1Ar1] /* Get new state from memory or hit */
121 DCACHE [D1Ar1],A0.3 /* Flush Cache line */
122 GETD D0Re0,[D1Ar1] /* Get current state */
125 SETDZ [D1Ar1],D0Re0 /* transmit new state */
|
| D | tbictx.S | 49 MOV D1Re0,D1Ar1 /* with less Ints in TrigMask */
64 MOV D1.5,D1Ar1
100 GETD D0Re0,[D1Ar1+#TBICTX_SaveMask-2] /* Get SaveMask */
108 GETL D0Ar6,D1Ar5,[D1Ar1+#TBICTX_Ext_AX2] /* Get A0.2, A1.2 state */
111 SETD [D1Ar1+#TBICTX_Ext_Ctx_pExt],A0.2
112 SETD [D1Ar1+#TBICTX_Ext_Ctx_SaveMask-2],D0Ar4
207 SETD [D1Ar1+#TBICTX_SaveMask-2],D0Ar2/* Add in bits saved to TBICTX */
214 SETD [D1Ar1+#TBICTX_SaveMask-2],D0Ar2/* Add in XCBF bit to TBICTX */
215 ADD A0.2,D1Ar1,#TBICTX_BYTES /* Dump CBUF state after TBICTX */
254 GETD D0Ar6,[D1Ar1+#TBICTX_CurrMODE] /* Get TXMODE Value */
[all …]
|
| D | tbictxfpu.S | 75 GETD D0Ar6,[D1Ar1+#TBICTX_SaveMask-2] /* Get the current SaveMask */
100 SETD [D1Ar1+#TBICTX_SaveMask-2],D0Ar6/* Add in XCBF bit to TBICTX */
|
| D | tbiroot.S | 46 TSTT D1Ar1,#HI(TBID_ISTAT_BIT) /* Bgnd or Int level? */
|
| /arch/metag/lib/ |
| D | memset.S | 7 ! D1Ar1 dst
14 ANDS D0Ar4,D1Ar1,#7 ! Extract bottom LSBs of dst
17 MOV D0Re0,D1Ar1 ! Return dst
39 SETL [D1Ar1++],A0.2,A1.2
40 SETL [D1Ar1++],A0.2,A1.2
41 SETL [D1Ar1++],A0.2,A1.2
42 SETL [D1Ar1++],A0.2,A1.2
56 SETL [D1Ar1++],A0.2,A1.2
62 ! D1Ar1 should point to the location required
68 ADD D1Ar1,D1Ar1,D1Ar5 ! Advance pointer to end of area
[all …]
|
| D | div64.S | 17 MOV D1Re0,D1Ar1
20 CMP D1Ar3,D1Ar1
38 CMP D1Ar3,D1Ar1
47 CMP D1Ar1,D1Ar3
56 SUB D1Ar1,D1Ar1,D1Ar3
57 SUBCS D1Ar1,D1Ar1,#1
81 XOR D1.5,D1Ar1,D1Ar3
82 TSTT D1Ar1,#HI(0x80000000)
86 NEG D1Ar1,D1Ar1
87 SUBCS D1Ar1,D1Ar1,#1
|
| D | divsi3.S | 30 !! A already in D1Ar1, B already in D0Ar2 -> make B abs(B)
34 XOR D0Ar4,D1Ar1,D1Re0 ! D0Ar4 -ive if result is -ive
35 ABS D1Ar1,D1Ar1 ! abs(A) -> Au
38 CMP D1Ar1,D1Re0 ! Is ( Au > Bu )?
39 LSR D1Ar3,D1Ar1,#2 ! Calculate (Au & (~3)) >> 2
47 CMP D1Ar1,D1Ar3 ! ( A >= Buq )?
49 SUBCC D1Ar1,D1Ar1,D1Ar3 ! and A -= Buq
50 CMP D1Ar1,D1Re0 ! ( A >= Bu )?
52 SUBCC D1Ar1,D1Ar1,D1Re0 ! and A -= Bu
65 !! D1Ar1 is the input Au value, eventually this holds the remainder
[all …]
|
| D | modsi3.S | 18 MOV D0Re0,D1Ar1 ! Return remainder
30 MOV A0.2,D1Ar1 ! Save A in A0.2
34 MOV D0Re0,D1Ar1 ! Return remainder
36 NEG D1Ar1,D1Ar1 ! Negate remainder
37 MOVMI D0Re0,D1Ar1 ! Return neg remainder
|
| D | copy_page.S | 9 !! D1Ar1 - to
16 SETL [D1Ar1++],D0Re0,D1Re0
17 SETL [D1Ar1++],D0Ar6,D1Ar5
|
| D | memcpy.S | 7 ! D1Ar1 dst
14 MOV A0.2, D1Ar1 ! destination pointer
15 MOV A0.3, D1Ar1 ! for return value
34 ANDS D1Ar5, D1Ar1, #7 ! test destination alignment
119 GETL D0Ar2, D1Ar1, [++A1.2]
127 LSL D1Re0, D1Ar1, D1Ar5
131 MOV D0Re0, D1Ar1
147 LSL D1Ar1, D1Re0, D1Ar5
148 ADD D0Re0, D0Re0, D1Ar1
151 GETL D0Ar2, D1Ar1, [++A1.2]
[all …]
|
| D | clear_page.S | 9 !! D1Ar1 - page
15 SETL [D1Ar1++],D0Re0,D1Re0
|
| D | memmove.S | 7 ! D1Ar1 dst
13 MOV D0Re0, D1Ar1
17 CMP D1Ar1, D1Ar5
19 SUB D0Ar4, D1Ar1, D1Ar3
27 ADD D1Ar1, D1Ar1, D1Ar3
30 MOV A0.2, D1Ar1
35 MOV D1Ar5, D1Ar1
199 MOV A0.2, D1Ar1
204 MOV D1Ar5, D1Ar1
228 MOV D0Re0, D1Ar1
|
| D | ucmpdi2.S | 12 ! u64 a (D0Ar2, D1Ar1)
19 CMP D1Ar1,D1Ar3
|
| D | cmpdi2.S | 12 ! s64 a (D0Ar2, D1Ar1)
19 CMP D1Ar1,D1Ar3
|
| D | muldi3.S | 10 ! A = D1Ar1:D0Ar2 = a 2^48 + b 2^32 + c 2^16 + d 2^0
19 MULD D1Re0,D1Ar1,D0Ar4 ! (a 2^48 + b 2^32)(y 2^16 + z 2^0)
|
| D | ip_fast_csum.S | 19 GETD D1Ar3,[D1Ar1++]
|
| D | lshrdi3.S | 13 MOV D1Re0,D1Ar1
|
| D | ashldi3.S | 13 MOV D1Re0,D1Ar1
|
| /arch/metag/kernel/ |
| D | ftrace_stub.S | 20 MOV D1Ar1, D0.4
22 SUB D1Ar1,D1Ar1,#MCOUNT_INSN_SIZE
29 GETL D0Ar2, D1Ar1, [A0StP++#(-8)]
39 MOV D1Ar1, D0.4
49 SUB D1Ar1,D1Ar1,#MCOUNT_INSN_SIZE
53 GETL D0Ar2, D1Ar1, [A0StP++#(-8)]
|
| D | user_gateway.S | 40 MOVT D1Ar1,#HI(USER_GATEWAY_PAGE + USER_GATEWAY_TLS)
41 ADD D1Ar1,D1Ar1,#LO(USER_GATEWAY_PAGE + USER_GATEWAY_TLS)
45 GETD D0Re0,[D1Ar1+D1Ar3]
72 CMP D0Re0,D1Ar1
87 CMP D0Re0,D1Ar1
|
| D | head.S | 14 ! D1Ar1 contains pTBI (ISTAT)
21 SETL [D0Re0],D0Ar2,D1Ar1
29 MOV D1Ar1,D0Ar4 !Store kernel boot params
|
| D | tbiunexp.S | 17 SETL [A0StP++],D0Ar2,D1Ar1 ! Init area for returned values
|