| /arch/blackfin/mach-common/ |
| D | dpmc_modes.S | 19 P0.H = hi(PLL_CTL);
20 P0.L = lo(PLL_CTL);
21 R1 = W[P0](z);
23 W[P0] = R1.L;
38 P0.H = hi(PLL_CTL);
39 P0.L = lo(PLL_CTL);
106 P0.H = hi(PLL_DIV);
107 P0.L = lo(PLL_DIV);
108 R6 = W[P0](z);
110 W[P0] = R0.l; /* Set Max VCO to SCLK divider */
[all …]
|
| D | cache.S | 49 P0 = R0; define
54 \flushins [P0++];
59 2: \flushins [P0++];
|
| D | interrupt.S | 167 P0.L = LO(ILAT);
168 P0.H = HI(ILAT);
169 R1 = [P0];
174 [P0] = R1;
|
| /arch/blackfin/mach-bf609/ |
| D | dpm.S | 13 P0.H = HI(PM_STACK);
14 P0.L = LO(PM_STACK);
15 SP = P0;
20 P0.H = HI(DPM0_RESTORE4);
21 P0.L = LO(DPM0_RESTORE4);
24 [P0] = P1;
26 P0.H = HI(DPM0_CTL);
27 P0.L = LO(DPM0_CTL);
33 [P0] = R3;
47 P0.l = LO(SEC_SCI_BASE + SEC_CSID);
[all …]
|
| /arch/blackfin/kernel/ |
| D | fixed_code.S | 26 P0 = __NR_rt_sigreturn; define
40 R0 = [P0];
41 [P0] = R1;
56 R0 = [P0];
59 [P0] = R2;
73 R1 = [P0];
75 [P0] = R0;
88 R1 = [P0];
90 [P0] = R0;
103 R1 = [P0];
[all …]
|
| /arch/hexagon/mm/ |
| D | strnlen_user.S | 52 P0 = cmp.eq(mod8,#0); define
55 if (P0.new) jump:t dw_loop; /* fire up the oven */
63 P0 = cmp.eq(tmp1,#0); define
64 if (P0.new) jump:nt exit_found;
70 P0 = cmp.eq(mod8,#0); define
73 if (!P0) jump alignment_loop;
84 P0 = vcmpb.eq(dbuf,dcmp); define
87 tmp1 = P0;
88 P0 = cmp.gtu(end,start); define
93 if (!P0) jump end_check;
[all …]
|
| /arch/blackfin/include/asm/ |
| D | entry.h | 30 P0.l = lo(IPEND); \
31 P0.h = hi(IPEND); \
32 R1 = [P0];
59 [--sp] = P0; /*orig_p0*/ \
68 [--sp] = P0; /*orig_p0*/ \
84 [--sp] = P0; /*orig_p0*/ \
110 [--sp] = P0; /*orig_p0*/ \
115 P0.L = LO(ILAT); \
116 P0.H = HI(ILAT); \
120 R0 = [P0]; \
[all …]
|
| D | context.S | 20 [--sp] = P0; /*orig_p0*/
93 [--sp] = P0; /*orig_p0*/
152 [--sp] = P0; /* orig_p0 */
|
| /arch/blackfin/lib/ |
| D | memcpy.S | 35 P0 = R0 ; /* dst*/ define
66 B[P0++] = R3;
78 [P0++] = R3;
84 MNOP || [P0++] = R3 || R3 = [I1++];
86 [P0++] = R3;
101 B[P0++] = R1;
112 P0 = P0 + P2; define
113 P0 += -1;
120 B[P0--] = R1;
|
| D | memset.S | 27 P0 = R0 ; /* P0 = address */ define
47 [P0++] = R2;
49 CC = P0 == P2;
55 R3 = P0; /* current position */
66 B[P0++] = R1;
76 R0 = P0; /* Recover return address */
78 B[P0++] = R1;
83 B[P0++] = R1;
84 B[P0++] = R1;
|
| D | outs.S | 18 P0 = R0; /* P0 = port */ define
24 .Llong_loop_e: [P0] = R0;
31 P0 = R0; /* P0 = port */ define
37 .Lword_loop_e: W[P0] = R0;
44 P0 = R0; /* P0 = port */ define
50 .Lbyte_loop_e: B[P0] = R0;
57 P0 = R0; /* P0 = port */ define
66 .Lword8_loop_e: W[P0] = R0;
|
| D | memmove.S | 21 P0 = R0; /* P0 = To address */ define
52 [P0++] = R1;
58 MNOP || [P0++] = R1 || R1 = [I0++];
60 [P0++] = R1;
70 .Lbyte2_e: B[P0++] = R1;
77 P0 = P0 + P2; define
87 .Lol_s: B[P0--] = R1;
89 .Lno_loop: B[P0] = R1;
|
| D | ins.S | 76 P0 = R0; /* P0 = port */ \
92 R0 = [P0]; \
97 R0 = W[P0]; \
102 R0 = W[P0]; \
109 R0 = B[P0]; \
114 R0 = [P0]; \
|
| D | memcmp.S | 23 P0 = R0; /* P0 = s1 address */ define
42 R0 = [P0++];
45 MNOP || R0 = [P0++] || R1 = [I0++];
61 R0 = B[P0++](Z); /* *s1 */
81 P0 += -4; /* back up to the start of the */
|
| D | strncpy.S | 31 P0 = R0 ; /* dst*/ define
37 B [P0++] = R1;
71 R0 = P0;
81 B [P0++] = R1;
|
| D | memchr.S | 22 P0 = R0; /* P0 = address */ define
32 R3 = B[P0++](Z);
43 R0 = P0;
|
| D | strcpy.S | 25 P0 = R0 ; /* dst*/ define
30 B [P0++] = R1;
|
| D | strcmp.S | 27 P0 = R0 ; /* s1 */ define
31 R0 = B[P0++] (Z); /* get *s1 */
|
| D | strncmp.S | 28 P0 = R0 ; /* s1 */ define
31 R0 = B[P0++] (Z); /* get *s1 */
|
| D | udivsi3.S | 133 P0 = 0; define
139 IF CC P0 = R6; /* Number of values divided */
164 CC = P0 == 0; /* Check how many inputs we shifted */
167 CC = P0 == 1;
|
| /arch/blackfin/mach-bf561/ |
| D | secondary.S | 146 P0.H = hi(SYSMMR_BASE);
147 P0.L = lo(SYSMMR_BASE);
148 [P0 + (SICB_IWR0 - SYSMMR_BASE)] = R0;
149 [P0 + (SICB_IWR1 - SYSMMR_BASE)] = R0;
|
| /arch/hexagon/kernel/ |
| D | vm_entry.S | 297 P0 = tstbit(R0, #HVM_VMEST_UM_SFT); define
298 if (!P0.new) jump:nt restore_all;
320 P0 = cmp.eq(R0, #0); if (!P0.new) jump:nt check_work_pending; define
381 P0 = cmp.eq(R24, #0); define
385 if (P0) jump check_work_pending
|
| /arch/c6x/lib/ |
| D | mpyll.S | 30 ;; P0 = X0*Y0
34 ;; result = (P2 << 64) + (P1 << 32) + P0
|
| /arch/cris/arch-v10/kernel/ |
| D | kgdb.c | 308 P0, VR, P2, P3, enumerator
589 else if (regno == P0 || regno == VR || regno == P4 || regno == P8) { in write_register()
627 else if (regno == P0 || regno == VR) { in read_register()
630 ((char *)&(current_reg->p0) + (regno-P0) * sizeof(char))); in read_register()
|
| /arch/frv/kernel/ |
| D | sleep.S | 159 # - At this time, also set the CLKC register P0 bit.
340 # - At this time, also set the CLKC register P0 bit.
|