Home
last modified time | relevance | path

Searched refs:SPRN_L1CSR1 (Results 1 – 5 of 5) sorted by relevance

/arch/powerpc/kernel/
Dcpu_setup_fsl_booke.S25 mfspr r0, SPRN_L1CSR1
30 mtspr SPRN_L1CSR1, r0 /* Enable I-Cache */
Dtraps.c473 mtspr(SPRN_L1CSR1, mfspr(SPRN_L1CSR1) | L1CSR1_ICFI); in machine_check_e500mc()
474 while (mfspr(SPRN_L1CSR1) & L1CSR1_ICFI) in machine_check_e500mc()
Dmisc_32.S306 mfspr r3,SPRN_L1CSR1
308 mtspr SPRN_L1CSR1,r3
/arch/powerpc/kvm/
De500_emulate.c256 case SPRN_L1CSR1: in kvmppc_core_emulate_mtspr_e500()
385 case SPRN_L1CSR1: in kvmppc_core_emulate_mfspr_e500()
/arch/powerpc/include/asm/
Dreg_booke.h177 #define SPRN_L1CSR1 0x3F3 /* L1 Cache Control and Status Register 1 */ macro