Home
last modified time | relevance | path

Searched refs:ccr (Results 1 – 25 of 73) sorted by relevance

123

/arch/powerpc/math-emu/
Dmcrfs.c10 mcrfs(u32 *ccr, u32 crfD, u32 crfS) in mcrfs() argument
15 printk("%s: %p (%08x) %d %d\n", __func__, ccr, *ccr, crfD, crfS); in mcrfs()
25 *ccr &= ~(15 << ((7 - crfD) << 2)); in mcrfs()
26 *ccr |= (value << ((7 - crfD) << 2)); in mcrfs()
29 printk("CR: %08x\n", __func__, *ccr); in mcrfs()
Dfcmpu.c11 fcmpu(u32 *ccr, int crfD, void *frA, void *frB) in fcmpu() argument
20 printk("%s: %p (%08x) %d %p %p\n", __func__, ccr, *ccr, crfD, frA, frB); in fcmpu()
37 *ccr &= ~(15 << ((7 - crfD) << 2)); in fcmpu()
38 *ccr |= (cmp << ((7 - crfD) << 2)); in fcmpu()
41 printk("CR: %08x\n", *ccr); in fcmpu()
Dfcmpo.c11 fcmpo(u32 *ccr, int crfD, void *frA, void *frB) in fcmpo() argument
20 printk("%s: %p (%08x) %d %p %p\n", __func__, ccr, *ccr, crfD, frA, frB); in fcmpo()
40 *ccr &= ~(15 << ((7 - crfD) << 2)); in fcmpo()
41 *ccr |= (cmp << ((7 - crfD) << 2)); in fcmpo()
44 printk("CR: %08x\n", *ccr); in fcmpo()
/arch/sh/mm/
Dcache-shx3.c20 unsigned int ccr; in shx3_cache_init() local
22 ccr = __raw_readl(SH_CCR); in shx3_cache_init()
28 ccr |= CCR_CACHE_SNM; in shx3_cache_init()
40 ccr |= CCR_CACHE_IBE; in shx3_cache_init()
43 writel_uncached(ccr, SH_CCR); in shx3_cache_init()
Dcache-sh2.c61 unsigned long ccr; in sh2__flush_invalidate_region() local
66 ccr = __raw_readl(SH_CCR); in sh2__flush_invalidate_region()
67 ccr |= CCR_CACHE_INVALIDATE; in sh2__flush_invalidate_region()
68 __raw_writel(ccr, SH_CCR); in sh2__flush_invalidate_region()
Dcache-debugfs.c30 unsigned long ccr; in cache_seq_show() local
39 ccr = __raw_readl(SH_CCR); in cache_seq_show()
40 if ((ccr & CCR_CACHE_ENABLE) == 0) { in cache_seq_show()
61 if ((ccr & CCR_CACHE_ORA) && cache_type == CACHE_TYPE_DCACHE) in cache_seq_show()
Dcache-sh4.c130 unsigned long flags, ccr; in flush_icache_all() local
136 ccr = __raw_readl(SH_CCR); in flush_icache_all()
137 ccr |= CCR_CACHE_ICI; in flush_icache_all()
138 __raw_writel(ccr, SH_CCR); in flush_icache_all()
/arch/h8300/include/asm/
Dprocessor.h60 unsigned long ccr; /* saved status register */ member
71 .ccr = PS_S, \
89 (_regs)->ccr = 0x00; /* clear all flags */ \
98 (_regs)->ccr = 0x00; /* clear kernel flag */ \
/arch/sparc/include/asm/
Dbackoff.h57 88: rd %ccr, %g0; \
58 rd %ccr, %g0; \
59 rd %ccr, %g0; \
/arch/h8300/kernel/
Dsignal.c78 unsigned int ccr; in restore_sigcontext() local
92 ccr = regs->ccr & 0x10; in restore_sigcontext()
93 COPY(ccr); in restore_sigcontext()
95 regs->ccr &= 0xef; in restore_sigcontext()
96 regs->ccr |= ccr; in restore_sigcontext()
147 err |= __put_user(regs->ccr, &sc->sc_ccr); in setup_sigcontext()
Dentry.S86 stc ccr,r0l /* check kernel mode */
93 orc #0x10,ccr /* switch kernel stack */
134 orc #0xc0,ccr
149 andc #0xef,ccr /* switch to user mode */
244 andc #0xbf,ccr
250 andc #0x3f,ccr
279 orc #0xc0,ccr
293 orc #0xc0,ccr
300 andc #0xbf,ccr
362 stc ccr,r3l
[all …]
Dhead_ram.S44 ldc #0xd0,ccr /* running kernel */
52 ldc #0x90,ccr /* running kernel */
Dasm-offsets.c40 OFFSET(THREAD_CCR, thread_struct, ccr); in main()
52 DEFINE(LCCR, offsetof(struct pt_regs, ccr) - sizeof(long)); in main()
Dkgdb.c25 { "ccr", GDB_SIZEOF_REG, offsetof(struct pt_regs, ccr) },
86 regs->pc |= regs->ccr << 24; in h8300_kgdb_trap()
/arch/sh/kernel/cpu/
Dinit.c112 unsigned long ccr, flags; in cache_init() local
115 ccr = __raw_readl(SH_CCR); in cache_init()
128 if (ccr & CCR_CACHE_ENABLE) { in cache_init()
138 if (ccr & CCR_CACHE_ORA) in cache_init()
146 if (!(ccr & CCR_CACHE_EMODE)) in cache_init()
/arch/arm/mach-mmp/
Dtime.c162 uint32_t ccr = __raw_readl(mmp_timer_base + TMR_CCR); in timer_config() local
166 ccr &= (cpu_is_mmp2()) ? (TMR_CCR_CS_0(0) | TMR_CCR_CS_1(0)) : in timer_config()
168 __raw_writel(ccr, mmp_timer_base + TMR_CCR); in timer_config()
/arch/powerpc/include/asm/
Dsyscall.h59 regs->ccr |= 0x10000000L; in syscall_set_return_value()
62 regs->ccr &= ~0x10000000L; in syscall_set_return_value()
/arch/arm/plat-omap/
Ddma.c210 u32 ccr; in omap_set_dma_priority() local
212 ccr = p->dma_read(CCR, lch); in omap_set_dma_priority()
214 ccr |= (1 << 6); in omap_set_dma_priority()
216 ccr &= ~(1 << 6); in omap_set_dma_priority()
217 p->dma_write(ccr, CCR, lch); in omap_set_dma_priority()
234 u16 ccr; in omap_set_dma_transfer_params() local
236 ccr = p->dma_read(CCR, lch); in omap_set_dma_transfer_params()
237 ccr &= ~(1 << 5); in omap_set_dma_transfer_params()
239 ccr |= 1 << 5; in omap_set_dma_transfer_params()
240 p->dma_write(ccr, CCR, lch); in omap_set_dma_transfer_params()
[all …]
/arch/sparc/mm/
Dleon_mm.c218 unsigned long ccr, iccr, dccr; in leon3_getCacheRegs() local
228 : "=r"(ccr), "=r"(iccr), "=r"(dccr) in leon3_getCacheRegs()
233 regs->ccr = ccr; in leon3_getCacheRegs()
/arch/h8300/lib/
Dmoddivsi3.S40 stc ccr,S2L ; keep the sign in bit 3 of S2L
59 stc ccr,S2L ; keep the sign in bit 3 of S2L
Dmodsi3.S40 stc ccr,S2L ; keep the sign in bit 3 of S2L
59 stc ccr,S2L ; keep the sign in bit 3 of S2L
/arch/mips/txx9/generic/
Dsetup_tx3927.c82 tx3927_dmaptr->ch[i].ccr = TX3927_DMA_CCR_CHRST; in tx3927_setup()
83 tx3927_dmaptr->ch[i].ccr = 0; in tx3927_setup()
/arch/frv/kernel/
Dbreak.S79 movsg ccr,gr3
296 movgs gr3,ccr
314 movgs gr3,ccr
345 movgs gr3,ccr
349 movsg ccr,gr3
399 movgs gr3,ccr
448 movgs gr3,ccr
/arch/frv/mm/
Dtlb-miss.S77 movgs gr30,ccr
115 movgs gr30,ccr
146 movsg ccr,gr30 /* save CCR */
209 movgs gr30,ccr
338 movgs gr30,ccr
459 movgs gr30,ccr
579 movgs gr30,ccr
/arch/h8300/include/uapi/asm/
Dptrace.h33 unsigned short ccr; member

123