Home
last modified time | relevance | path

Searched refs:cvmx_read_csr (Results 1 – 25 of 37) sorted by relevance

12

/arch/mips/cavium-octeon/executive/
Dcvmx-helper-xaui.c53 gmx_hg2_control.u64 = cvmx_read_csr(CVMX_GMXX_HG2_CONTROL(interface)); in __cvmx_helper_xaui_enumerate()
79 mode.u64 = cvmx_read_csr(CVMX_GMXX_INF_MODE(interface)); in __cvmx_helper_xaui_probe()
129 gmx_cfg.u64 = cvmx_read_csr(CVMX_GMXX_PRTX_CFG(0, interface)); in __cvmx_helper_xaui_enable()
137 xauiMiscCtl.u64 = cvmx_read_csr(CVMX_PCSXX_MISC_CTL_REG(interface)); in __cvmx_helper_xaui_enable()
142 gmx_rx_int_en.u64 = cvmx_read_csr(CVMX_GMXX_RXX_INT_EN(0, interface)); in __cvmx_helper_xaui_enable()
144 gmx_tx_int_en.u64 = cvmx_read_csr(CVMX_GMXX_TX_INT_EN(interface)); in __cvmx_helper_xaui_enable()
146 pcsx_int_en_reg.u64 = cvmx_read_csr(CVMX_PCSXX_INT_EN_REG(interface)); in __cvmx_helper_xaui_enable()
152 gmxXauiTxCtl.u64 = cvmx_read_csr(CVMX_GMXX_TX_XAUI_CTL(interface)); in __cvmx_helper_xaui_enable()
159 xauiCtl.u64 = cvmx_read_csr(CVMX_PCSXX_CONTROL1_REG(interface)); in __cvmx_helper_xaui_enable()
186 gmx_cfg.u64 = cvmx_read_csr(CVMX_GMXX_PRTX_CFG(0, interface)); in __cvmx_helper_xaui_enable()
[all …]
Dcvmx-l2c.c58 return cvmx_read_csr(CVMX_L2C_WPAR_PPX(core)) & 0xffff; in cvmx_l2c_get_core_way_partition()
73 return (cvmx_read_csr(CVMX_L2C_SPAR0) & (0xFF << field)) >> field; in cvmx_l2c_get_core_way_partition()
75 return (cvmx_read_csr(CVMX_L2C_SPAR1) & (0xFF << field)) >> field; in cvmx_l2c_get_core_way_partition()
77 return (cvmx_read_csr(CVMX_L2C_SPAR2) & (0xFF << field)) >> field; in cvmx_l2c_get_core_way_partition()
79 return (cvmx_read_csr(CVMX_L2C_SPAR3) & (0xFF << field)) >> field; in cvmx_l2c_get_core_way_partition()
120 (cvmx_read_csr(CVMX_L2C_SPAR0) & ~(0xFF << field)) | in cvmx_l2c_set_core_way_partition()
125 (cvmx_read_csr(CVMX_L2C_SPAR1) & ~(0xFF << field)) | in cvmx_l2c_set_core_way_partition()
130 (cvmx_read_csr(CVMX_L2C_SPAR2) & ~(0xFF << field)) | in cvmx_l2c_set_core_way_partition()
135 (cvmx_read_csr(CVMX_L2C_SPAR3) & ~(0xFF << field)) | in cvmx_l2c_set_core_way_partition()
157 (cvmx_read_csr(CVMX_L2C_SPAR4) & ~0xFF) | mask); in cvmx_l2c_set_hw_way_partition()
[all …]
Dcvmx-helper-sgmii.c63 gmxx_prtx_cfg.u64 = cvmx_read_csr(CVMX_GMXX_PRTX_CFG(index, interface)); in __cvmx_helper_sgmii_hardware_init_one_time()
73 cvmx_read_csr(CVMX_PCSX_MISCX_CTL_REG(index, interface)); in __cvmx_helper_sgmii_hardware_init_one_time()
75 cvmx_read_csr(CVMX_PCSX_LINKX_TIMER_COUNT_REG(index, interface)); in __cvmx_helper_sgmii_hardware_init_one_time()
101 cvmx_read_csr(CVMX_PCSX_ANX_ADV_REG(index, interface)); in __cvmx_helper_sgmii_hardware_init_one_time()
111 cvmx_read_csr(CVMX_PCSX_MISCX_CTL_REG(index, interface)); in __cvmx_helper_sgmii_hardware_init_one_time()
116 cvmx_read_csr(CVMX_PCSX_SGMX_AN_ADV_REG in __cvmx_helper_sgmii_hardware_init_one_time()
153 cvmx_read_csr(CVMX_PCSX_MRX_CONTROL_REG(index, interface)); in __cvmx_helper_sgmii_hardware_init_link()
214 gmxx_prtx_cfg.u64 = cvmx_read_csr(CVMX_GMXX_PRTX_CFG(index, interface)); in __cvmx_helper_sgmii_hardware_init_link_speed()
233 gmxx_prtx_cfg.u64 = cvmx_read_csr(CVMX_GMXX_PRTX_CFG(index, interface)); in __cvmx_helper_sgmii_hardware_init_link_speed()
240 cvmx_read_csr(CVMX_PCSX_MISCX_CTL_REG(index, interface)); in __cvmx_helper_sgmii_hardware_init_link_speed()
[all …]
Dcvmx-helper-rgmii.c59 mode.u64 = cvmx_read_csr(CVMX_GMXX_INF_MODE(interface)); in __cvmx_helper_rgmii_probe()
116 tmp = cvmx_read_csr(CVMX_ASXX_PRT_LOOP(interface)); in cvmx_helper_rgmii_internal_loopback()
118 tmp = cvmx_read_csr(CVMX_ASXX_TX_PRT_EN(interface)); in cvmx_helper_rgmii_internal_loopback()
120 tmp = cvmx_read_csr(CVMX_ASXX_RX_PRT_EN(interface)); in cvmx_helper_rgmii_internal_loopback()
171 mode.u64 = cvmx_read_csr(CVMX_GMXX_INF_MODE(interface)); in __cvmx_helper_rgmii_enable()
206 cvmx_read_csr(CVMX_GMXX_RXX_FRM_CTL in __cvmx_helper_rgmii_enable()
246 cvmx_read_csr(CVMX_GMXX_PRTX_CFG(port, interface)); in __cvmx_helper_rgmii_enable()
273 asxx_prt_loop.u64 = cvmx_read_csr(CVMX_ASXX_PRT_LOOP(interface)); in __cvmx_helper_rgmii_link_get()
317 cvmx_read_csr(CVMX_GMXX_PRTX_CFG(index, interface)); in __cvmx_helper_rgmii_link_set()
322 cvmx_read_csr(CVMX_ASXX_RX_PRT_EN(interface)) & in __cvmx_helper_rgmii_link_set()
[all …]
Dcvmx-helper.c117 qlm_cfg.u64 = cvmx_read_csr(CVMX_MIO_QLMX_CFG(0)); in __cvmx_get_mode_cn68xx()
131 qlm_cfg.u64 = cvmx_read_csr(CVMX_MIO_QLMX_CFG(interface)); in __cvmx_get_mode_cn68xx()
143 qlm_cfg.u64 = cvmx_read_csr(CVMX_MIO_QLMX_CFG(3)); in __cvmx_get_mode_cn68xx()
148 qlm_cfg.u64 = cvmx_read_csr(CVMX_MIO_QLMX_CFG(1)); in __cvmx_get_mode_cn68xx()
190 mio_qlm_cfg.u64 = cvmx_read_csr(CVMX_MIO_QLMX_CFG(2)); in __cvmx_get_mode_octeon2()
192 mio_qlm_cfg.u64 = cvmx_read_csr(CVMX_MIO_QLMX_CFG(1)); in __cvmx_get_mode_octeon2()
209 qlm_cfg.u64 = cvmx_read_csr(CVMX_MIO_QLMX_CFG(2)); in __cvmx_get_mode_octeon2()
217 qlm_cfg.u64 = cvmx_read_csr(CVMX_MIO_QLMX_CFG(0)); in __cvmx_get_mode_octeon2()
228 qlm_cfg.u64 = cvmx_read_csr(CVMX_MIO_QLMX_CFG(0)); in __cvmx_get_mode_octeon2()
238 mode.u64 = cvmx_read_csr(CVMX_GMXX_INF_MODE(interface)); in __cvmx_get_mode_octeon2()
[all …]
Dcvmx-spi.c207 spxx_int_msk.u64 = cvmx_read_csr(CVMX_SPXX_INT_MSK(interface)); in cvmx_spi_reset_cb()
209 stxx_int_msk.u64 = cvmx_read_csr(CVMX_STXX_INT_MSK(interface)); in cvmx_spi_reset_cb()
219 spxx_bist_stat.u64 = cvmx_read_csr(CVMX_SPXX_BIST_STAT(interface)); in cvmx_spi_reset_cb()
249 cvmx_read_csr(CVMX_SPXX_INT_REG(interface))); in cvmx_spi_reset_cb()
252 cvmx_read_csr(CVMX_STXX_INT_REG(interface))); in cvmx_spi_reset_cb()
449 stat.u64 = cvmx_read_csr(CVMX_SPXX_CLK_STAT(interface)); in cvmx_spi_clock_detect_cb()
474 stat.u64 = cvmx_read_csr(CVMX_SPXX_CLK_STAT(interface)); in cvmx_spi_clock_detect_cb()
533 spxx_trn4_ctl.u64 = cvmx_read_csr(CVMX_SPXX_TRN4_CTL(interface)); in cvmx_spi_training_cb()
548 stat.u64 = cvmx_read_csr(CVMX_SPXX_CLK_STAT(interface)); in cvmx_spi_training_cb()
586 srxx_com_ctl.u64 = cvmx_read_csr(CVMX_SRXX_COM_CTL(interface)); in cvmx_spi_calendar_sync_cb()
[all …]
Dcvmx-helper-jtag.c70 cvmx_read_csr(CVMX_CIU_QLM_JTGC); in cvmx_helper_qlm_jtag_init()
98 jtgd.u64 = cvmx_read_csr(CVMX_CIU_QLM_JTGD); in cvmx_helper_qlm_jtag_shift()
142 jtgd.u64 = cvmx_read_csr(CVMX_CIU_QLM_JTGD); in cvmx_helper_qlm_jtag_update()
Dcvmx-helper-loop.c59 port_cfg.u64 = cvmx_read_csr(CVMX_PIP_PRT_CFGX(ipd_port)); in __cvmx_helper_loop_probe()
66 ipd_sub_port_fcs.u64 = cvmx_read_csr(CVMX_IPD_SUB_PORT_FCS); in __cvmx_helper_loop_probe()
Dcvmx-helper-util.c105 wqe_pool.u64 = cvmx_read_csr(CVMX_IPD_WQE_FPA_QUEUE); in cvmx_helper_dump_packet()
112 pip_ip_offset.u64 = cvmx_read_csr(CVMX_PIP_IP_OFFSET); in cvmx_helper_dump_packet()
125 pip_gbl_cfg.u64 = cvmx_read_csr(CVMX_PIP_GBL_CFG); in cvmx_helper_dump_packet()
275 gmx_tx_prts.u64 = cvmx_read_csr(CVMX_GMXX_TX_PRTS(interface)); in __cvmx_helper_setup_gmx()
295 gmx_rx_prts.u64 = cvmx_read_csr(CVMX_GMXX_RX_PRTS(interface)); in __cvmx_helper_setup_gmx()
304 pko_mode.u64 = cvmx_read_csr(CVMX_PKO_REG_GMX_PORT_MODE); in __cvmx_helper_setup_gmx()
338 gmx_tx_thresh.u64 = cvmx_read_csr(CVMX_GMXX_TXX_THRESH(0, interface)); in __cvmx_helper_setup_gmx()
Dcvmx-cmd-queue.c169 status.u64 = cvmx_read_csr(CVMX_FPA_CTL_STATUS); in cvmx_cmd_queue_initialize()
264 debug9.u64 = cvmx_read_csr(CVMX_PKO_MEM_DEBUG9); in cvmx_cmd_queue_length()
268 debug8.u64 = cvmx_read_csr(CVMX_PKO_MEM_DEBUG8); in cvmx_cmd_queue_length()
280 cvmx_read_csr(CVMX_PEXP_NPEI_DMAX_COUNTS in cvmx_cmd_queue_length()
Docteon-model.c47 while ((read_cmd.u64 = cvmx_read_csr(CVMX_MIO_FUS_RCMD)) in cvmx_fuse_read_byte()
74 l2d_fus3 = (cvmx_read_csr(CVMX_L2D_FUS3) >> 34) & 0x3; in octeon_model_get_string_buffer()
75 fus_dat2.u64 = cvmx_read_csr(CVMX_MIO_FUS_DAT2); in octeon_model_get_string_buffer()
76 fus_dat3.u64 = cvmx_read_csr(CVMX_MIO_FUS_DAT3); in octeon_model_get_string_buffer()
413 if (cvmx_read_csr(CVMX_MIO_FUS_PDF) & (0x1ULL << 32)) in octeon_model_get_string_buffer()
Dcvmx-interrupt-rsl.c65 csr.u64 = cvmx_read_csr(CVMX_ASXX_INT_EN(block)); in __cvmx_interrupt_asxx_enable()
83 mode.u64 = cvmx_read_csr(CVMX_GMXX_INF_MODE(interface)); in __cvmx_interrupt_gmxx_enable()
Dcvmx-interrupt-decodes.c55 cvmx_read_csr(CVMX_GMXX_RXX_INT_REG(index, block))); in __cvmx_interrupt_gmxx_rxx_int_en_enable()
236 cvmx_read_csr(CVMX_PCSX_INTX_REG(index, block))); in __cvmx_interrupt_pcsx_intx_en_reg_enable()
277 cvmx_read_csr(CVMX_PCSXX_INT_REG(index))); in __cvmx_interrupt_pcsxx_int_en_reg_enable()
307 cvmx_read_csr(CVMX_SPXX_INT_REG(index))); in __cvmx_interrupt_spxx_int_msk_enable()
346 cvmx_read_csr(CVMX_STXX_INT_REG(index))); in __cvmx_interrupt_stxx_int_msk_enable()
Dcvmx-helper-spi.c89 enable.u64 = cvmx_read_csr(CVMX_PKO_REG_CRC_ENABLE); in __cvmx_helper_spi_probe()
118 port_config.u64 = cvmx_read_csr(CVMX_PIP_PRT_CFGX(ipd_port)); in __cvmx_helper_spi_enable()
Dcvmx-helper-npi.c103 cvmx_read_csr(CVMX_PIP_PRT_CFGX(ipd_port)); in __cvmx_helper_npi_enable()
/arch/mips/include/asm/octeon/
Dcvmx-ipd.h116 ipd_ctl_reg.u64 = cvmx_read_csr(CVMX_IPD_CTL_STATUS); in cvmx_ipd_config()
131 ipd_reg.u64 = cvmx_read_csr(CVMX_IPD_CTL_STATUS); in cvmx_ipd_enable()
150 ipd_reg.u64 = cvmx_read_csr(CVMX_IPD_CTL_STATUS); in cvmx_ipd_disable()
165 ipd_ptr_count.u64 = cvmx_read_csr(CVMX_IPD_PTR_COUNT); in cvmx_ipd_free_ptr()
170 ipd_ctl_status.u64 = cvmx_read_csr(CVMX_IPD_CTL_STATUS); in cvmx_ipd_free_ptr()
179 cvmx_read_csr(CVMX_IPD_WQE_PTR_VALID); in cvmx_ipd_free_ptr()
196 cvmx_read_csr(CVMX_IPD_PWP_PTR_FIFO_CTL); in cvmx_ipd_free_ptr()
206 cvmx_read_csr(CVMX_IPD_PWP_PTR_FIFO_CTL); in cvmx_ipd_free_ptr()
229 cvmx_read_csr(CVMX_IPD_PKT_PTR_VALID); in cvmx_ipd_free_ptr()
241 cvmx_read_csr(CVMX_IPD_PRC_PORT_PTR_FIFO_CTL); in cvmx_ipd_free_ptr()
[all …]
Dcvmx-pip.h389 stat0.u64 = cvmx_read_csr(CVMX_PIP_STAT0_PRTX(port_num)); in cvmx_pip_get_port_status()
390 stat1.u64 = cvmx_read_csr(CVMX_PIP_STAT1_PRTX(port_num)); in cvmx_pip_get_port_status()
391 stat2.u64 = cvmx_read_csr(CVMX_PIP_STAT2_PRTX(port_num)); in cvmx_pip_get_port_status()
392 stat3.u64 = cvmx_read_csr(CVMX_PIP_STAT3_PRTX(port_num)); in cvmx_pip_get_port_status()
393 stat4.u64 = cvmx_read_csr(CVMX_PIP_STAT4_PRTX(port_num)); in cvmx_pip_get_port_status()
394 stat5.u64 = cvmx_read_csr(CVMX_PIP_STAT5_PRTX(port_num)); in cvmx_pip_get_port_status()
395 stat6.u64 = cvmx_read_csr(CVMX_PIP_STAT6_PRTX(port_num)); in cvmx_pip_get_port_status()
396 stat7.u64 = cvmx_read_csr(CVMX_PIP_STAT7_PRTX(port_num)); in cvmx_pip_get_port_status()
397 stat8.u64 = cvmx_read_csr(CVMX_PIP_STAT8_PRTX(port_num)); in cvmx_pip_get_port_status()
398 stat9.u64 = cvmx_read_csr(CVMX_PIP_STAT9_PRTX(port_num)); in cvmx_pip_get_port_status()
[all …]
Dcvmx.h290 static inline uint64_t cvmx_read_csr(uint64_t csr_addr) in cvmx_read_csr() function
298 return cvmx_read_csr((__force uint64_t) csr_addr); in cvmx_readq_csr()
385 return cvmx_read_csr(node_addr); in cvmx_read_csr_node()
476 c.u64 = cvmx_read_csr(address); \
502 ciu_fuse = cvmx_read_csr(ciu_fuse_reg); in cvmx_octeon_num_cores()
Dcvmx-fpa.h146 status.u64 = cvmx_read_csr(CVMX_FPA_CTL_STATUS); in cvmx_fpa_enable()
161 cvmx_read_csr(CVMX_FPA_FPF1_MARKS + (i - 1) * 8ull); in cvmx_fpa_enable()
186 cvmx_read_csr(CVMX_ADDR_DID(CVMX_FULL_DID(CVMX_OCT_DID_FPA, pool))); in cvmx_fpa_alloc()
Dcvmx-pko.h589 pko_mem_count0.u64 = cvmx_read_csr(CVMX_PKO_MEM_COUNT0); in cvmx_pko_get_port_status()
596 pko_mem_count1.u64 = cvmx_read_csr(CVMX_PKO_MEM_COUNT1); in cvmx_pko_get_port_status()
607 debug9.u64 = cvmx_read_csr(CVMX_PKO_MEM_DEBUG9); in cvmx_pko_get_port_status()
613 debug8.u64 = cvmx_read_csr(CVMX_PKO_MEM_DEBUG8); in cvmx_pko_get_port_status()
/arch/mips/cavium-octeon/
Docteon-usb.c254 gpio_bit.u64 = cvmx_read_csr(CVMX_GPIO_BIT_CFGX(gpio)); in dwc3_octeon_config_power()
259 gpio_bit.u64 = cvmx_read_csr(CVMX_GPIO_BIT_CFGX(gpio)); in dwc3_octeon_config_power()
264 gpio_bit.u64 = cvmx_read_csr(CVMX_GPIO_XBIT_CFGX(gpio)); in dwc3_octeon_config_power()
271 uctl_host_cfg.u64 = cvmx_read_csr(base + UCTL_HOST_CFG); in dwc3_octeon_config_power()
277 uctl_host_cfg.u64 = cvmx_read_csr(base + UCTL_HOST_CFG); in dwc3_octeon_config_power()
359 uctl_ctl.u64 = cvmx_read_csr(uctl_ctl_reg); in dwc3_octeon_clocks_start()
366 uctl_ctl.u64 = cvmx_read_csr(uctl_ctl_reg); in dwc3_octeon_clocks_start()
377 uctl_ctl.u64 = cvmx_read_csr(uctl_ctl_reg); in dwc3_octeon_clocks_start()
381 uctl_ctl.u64 = cvmx_read_csr(uctl_ctl_reg); in dwc3_octeon_clocks_start()
388 uctl_ctl.u64 = cvmx_read_csr(uctl_ctl_reg); in dwc3_octeon_clocks_start()
[all …]
Dcsrc-octeon.c44 rst_boot.u64 = cvmx_read_csr(CVMX_MIO_RST_BOOT); in octeon_setup_delays()
51 rst_boot.u64 = cvmx_read_csr(CVMX_RST_BOOT); in octeon_setup_delays()
85 u64 clk_count = cvmx_read_csr(clk_reg); in octeon_init_cvmcount()
Docteon-irq.c1292 u64 ciu_sum = cvmx_read_csr(CVMX_CIU_INTX_SUM0(core_id * 2)); in octeon_irq_ip2_ciu()
1309 u64 ciu_sum = cvmx_read_csr(CVMX_CIU_INT_SUM1); in octeon_irq_ip3_ciu()
1327 u64 ciu_sum = cvmx_read_csr(CVMX_CIU_SUM2_PPX_IP4(coreid)); in octeon_irq_ip4_ciu()
1328 u64 ciu_en = cvmx_read_csr(CVMX_CIU_EN2_PPX_IP4(coreid)); in octeon_irq_ip4_ciu()
1393 cvmx_read_csr(CVMX_CIU_INTX_SUM0((coreid * 2))); in octeon_irq_init_ciu_percpu()
1415 cvmx_read_csr(CVMX_CIU2_SUM_PPX_IP2(coreid)); in octeon_irq_init_ciu2_percpu()
1976 sum = cvmx_read_csr(CVMX_CIU2_SUM_PPX_IP2(core_id)) & 0xfful; in octeon_irq_ciu2()
1983 src = cvmx_read_csr(src_reg); in octeon_irq_ciu2()
2002 cvmx_read_csr(CVMX_CIU2_INTR_CIU_READY); in octeon_irq_ciu2()
2004 cvmx_read_csr(CVMX_CIU2_ACK_PPX_IP2(core_id)); in octeon_irq_ciu2()
[all …]
/arch/mips/pci/
Dpcie-octeon.c181 pescx_cfg_rd.u64 = cvmx_read_csr(CVMX_PESCX_CFG_RD(pcie_port)); in cvmx_pcie_cfgx_read()
188 pemx_cfg_rd.u64 = cvmx_read_csr(CVMX_PEMX_CFG_RD(pcie_port)); in cvmx_pcie_cfgx_read()
438 npei_ctl_status2.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_CTL_STATUS2); in __cvmx_pcie_rc_initialize_config_space()
458 prt_cfg.u64 = cvmx_read_csr(CVMX_DPI_SLI_PRTX_CFG(pcie_port)); in __cvmx_pcie_rc_initialize_config_space()
465 sli_s2m_portx_ctl.u64 = cvmx_read_csr(CVMX_PEXP_SLI_S2M_PORTX_CTL(pcie_port)); in __cvmx_pcie_rc_initialize_config_space()
596 pescx_ctl_status.u64 = cvmx_read_csr(CVMX_PESCX_CTL_STATUS(pcie_port)); in __cvmx_pcie_rc_initialize_link_gen1()
624 pescx_ctl_status.u64 = cvmx_read_csr(CVMX_PESCX_CTL_STATUS(pcie_port)); in __cvmx_pcie_rc_initialize_link_gen1()
647 cvmx_write_csr(CVMX_PEXP_NPEI_INT_SUM, cvmx_read_csr(CVMX_PEXP_NPEI_INT_SUM)); in __cvmx_pcie_rc_initialize_link_gen1()
714 npei_ctl_status.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_CTL_STATUS); in __cvmx_pcie_rc_initialize_gen1()
725 npei_dbg_data.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_DBG_DATA); in __cvmx_pcie_rc_initialize_gen1()
[all …]
Dmsi-octeon.c276 en = cvmx_read_csr(mis_ena_reg[irq_index]); in octeon_irq_msi_enable_pcie()
279 cvmx_read_csr(mis_ena_reg[irq_index]); in octeon_irq_msi_enable_pcie()
292 en = cvmx_read_csr(mis_ena_reg[irq_index]); in octeon_irq_msi_disable_pcie()
295 cvmx_read_csr(mis_ena_reg[irq_index]); in octeon_irq_msi_disable_pcie()
352 u64 msi_bits = cvmx_read_csr(msi_rcv_reg[(x)]); \

12