Home
last modified time | relevance | path

Searched refs:dword (Results 1 – 25 of 37) sorted by relevance

12

/arch/cris/arch-v32/mach-fs/
Dhw_settings.S17 .dword 0xc0004000 ; Kernel start address
21 .dword 0
23 .dword 1
25 .dword 2
27 .dword 3
29 .dword 4 ; No debug
33 .dword REG_ADDR(bif_core, regi_bif_core, rw_grp1_cfg)
34 .dword CONFIG_ETRAX_MEM_GRP1_CONFIG
35 .dword REG_ADDR(bif_core, regi_bif_core, rw_grp2_cfg)
36 .dword CONFIG_ETRAX_MEM_GRP2_CONFIG
[all …]
/arch/cris/arch-v10/lib/
Dhw_settings.S19 .dword 0xc0004000 ; Kernel start address
23 .dword 0
25 .dword 1
27 .dword 2
29 .dword 3
31 .dword 4 ; No debug
36 .dword 1
38 .dword 0
42 .dword R_WAITSTATES
43 .dword CONFIG_ETRAX_DEF_R_WAITSTATES
[all …]
Dcsumcpfruser.S62 .dword 1b,4b
63 .dword 2b,5b
64 .dword 3b,6b
Dchecksum.S38 ;; perform dword checksumming on the 10 longwords
Dchecksumcopy.S44 ;; perform dword checksumming on the 10 longwords
/arch/cris/arch-v32/mach-a3/
Dhw_settings.S17 .dword 0xc0004000 ; Kernel start address
21 .dword 0
23 .dword 1
25 .dword 2
27 .dword 3
29 .dword 4 ; No debug
33 .dword REG_ADDR(ddr2, regi_ddr2_ctrl, rw_cfg)
34 .dword CONFIG_ETRAX_DDR2_CONFIG
35 .dword REG_ADDR(ddr2, regi_ddr2_ctrl, rw_latency)
36 .dword CONFIG_ETRAX_DDR2_LATENCY
[all …]
/arch/s390/tools/
Dgen_facilities.c96 unsigned int high, bit, dword, i; in print_facility_list() local
105 dword = def->bits[i] / 64; in print_facility_list()
106 if (dword > high) { in print_facility_list()
107 array = realloc(array, (dword + 1) * 8); in print_facility_list()
110 memset(array + high + 1, 0, (dword - high) * 8); in print_facility_list()
111 high = dword; in print_facility_list()
113 array[dword] |= 1ULL << bit; in print_facility_list()
/arch/mips/cavium-octeon/crypto/
Docteon-sha1.c40 u64 dword; in octeon_sha1_store_hash() member
45 write_octeon_64bit_hash_dword(hash_tail.dword, 2); in octeon_sha1_store_hash()
54 u64 dword; in octeon_sha1_read_hash() member
59 hash_tail.dword = read_octeon_64bit_hash_dword(2); in octeon_sha1_read_hash()
61 memzero_explicit(&hash_tail.dword, sizeof(hash_tail.dword)); in octeon_sha1_read_hash()
/arch/cris/arch-v32/lib/
Dcsumcpfruser.S67 .dword 1b,4b
68 .dword 2b,5b
69 .dword 3b,6b
Dchecksum.S31 ;; perform dword checksumming on the 10 longwords
Dchecksumcopy.S36 ;; perform dword checksumming on the 10 longwords
/arch/parisc/kernel/
Dsyscall_table.S39 #define ENTRY_SAME(_name_) .dword sys_##_name_
40 #define ENTRY_DIFF(_name_) .dword sys32_##_name_
41 #define ENTRY_UHOH(_name_) .dword sys32_##unimplemented
42 #define ENTRY_OURS(_name_) .dword parisc_##_name_
43 #define ENTRY_COMP(_name_) .dword compat_sys_##_name_
45 #define ENTRY_SAME(_name_) .dword sys_##_name_
46 #define ENTRY_DIFF(_name_) .dword sys_##_name_
47 #define ENTRY_UHOH(_name_) .dword sys_##_name_
48 #define ENTRY_OURS(_name_) .dword sys_##_name_
49 #define ENTRY_COMP(_name_) .dword sys_##_name_
/arch/mips/mm/
Dcerr-sb1.c301 static char range_parity(uint64_t dword, int max, int min) in range_parity() argument
305 dword >>= min; in range_parity()
307 if (dword & 0x1) in range_parity()
309 dword >>= 1; in range_parity()
436 static uint8_t dc_ecc(uint64_t dword) in dc_ecc() argument
447 t = dword & mask_72_64[i]; in dc_ecc()
/arch/cris/boot/compressed/
Dhead_v10.S122 .dword 0 ; used by the decompressor
124 .dword 0
126 .dword 0
/arch/sh/drivers/pci/
Dcommon.c44 EARLY_PCI_OP(read, dword, u32 *) in EARLY_PCI_OP()
47 EARLY_PCI_OP(write, dword, u32) in EARLY_PCI_OP()
/arch/mips/include/asm/
Dasm.h344 #define LONG .dword
398 #define PTR .dword
/arch/x86/crypto/sha1-mb/
Dsha1_mb_mgr_flush_avx2.S167 vpminud %xmm3, %xmm2, %xmm2 # xmm2 has min value in low dword
245 vpminud %xmm3, %xmm2, %xmm2 # xmm2 has min value in low dword
Dsha1_mb_mgr_submit_avx2.S146 vpminud %xmm3, %xmm2, %xmm2 # xmm2 has min value in low dword
/arch/arm/boot/dts/
Dimx6sl.dtsi773 tx-burst-size-dword = <0x10>;
774 rx-burst-size-dword = <0x10>;
786 tx-burst-size-dword = <0x10>;
787 rx-burst-size-dword = <0x10>;
799 tx-burst-size-dword = <0x10>;
800 rx-burst-size-dword = <0x10>;
Dimx6qdl.dtsi965 tx-burst-size-dword = <0x10>;
966 rx-burst-size-dword = <0x10>;
979 tx-burst-size-dword = <0x10>;
980 rx-burst-size-dword = <0x10>;
992 tx-burst-size-dword = <0x10>;
993 rx-burst-size-dword = <0x10>;
1005 tx-burst-size-dword = <0x10>;
1006 rx-burst-size-dword = <0x10>;
/arch/x86/crypto/sha256-mb/
Dsha256_mb_mgr_flush_avx2.S165 vpminud %xmm3, %xmm2, %xmm2 # xmm2 has min val in low dword
244 vpminud %xmm3, %xmm2, %xmm2 # xmm2 has min val in low dword
Dsha256_mb_mgr_submit_avx2.S148 vpminud %xmm3, %xmm2, %xmm2 # xmm2 has min val in low dword
/arch/cris/arch-v32/mm/
Dmmu.S85 1: .dword 0 ; refill_count
87 2: .dword 0 ; last_refill_cause
/arch/cris/arch-v10/kernel/
Dhead.S602 .dword 0
604 .dword 0
606 .dword 0
608 .dword 0
/arch/sparc/kernel/
Dpci.c93 u32 dword; in pci_config_read32() local
102 : "=r" (dword) in pci_config_read32()
108 *ret = dword; in pci_config_read32()

12