Home
last modified time | relevance | path

Searched refs:mode (Results 1 – 25 of 1422) sorted by relevance

12345678910>>...57

/arch/x86/boot/
Dvideo-mode.c54 int mode_defined(u16 mode) in mode_defined() argument
63 if (mi->mode == mode) in mode_defined()
72 static int raw_set_mode(u16 mode, u16 *real_mode) in raw_set_mode() argument
79 mode &= ~VIDEO_RECALC; in raw_set_mode()
88 if ((mode == nmode && visible) || in raw_set_mode()
89 mode == mi->mode || in raw_set_mode()
90 mode == (mi->y << 8)+mi->x) { in raw_set_mode()
91 *real_mode = mi->mode; in raw_set_mode()
102 if (mode >= card->xmode_first && in raw_set_mode()
103 mode < card->xmode_first+card->xmode_n) { in raw_set_mode()
[all …]
Dvideo-bios.c24 static int set_bios_mode(u8 mode);
28 return set_bios_mode(mi->mode - VIDEO_FIRST_BIOS); in bios_set_mode()
31 static int set_bios_mode(u8 mode) in set_bios_mode() argument
37 ireg.al = mode; /* AH=0x00 Set Video Mode */ in set_bios_mode()
48 if (new_mode == mode) in set_bios_mode()
65 u8 mode; in bios_probe() local
83 for (mode = 0x14; mode <= 0x7f; mode++) { in bios_probe()
87 if (mode_defined(VIDEO_FIRST_BIOS+mode)) in bios_probe()
90 if (set_bios_mode(mode)) in bios_probe()
108 mi->mode = VIDEO_FIRST_BIOS+mode; in bios_probe()
Dvideo-vga.c44 u8 mode; in vga_set_basic_mode() local
51 mode = oreg.al; in vga_set_basic_mode()
53 if (mode != 3 && mode != 7) in vga_set_basic_mode()
54 mode = 3; in vga_set_basic_mode()
57 ireg.ax = mode; /* AH=0: set mode */ in vga_set_basic_mode()
60 return mode; in vga_set_basic_mode()
193 static int vga_set_mode(struct mode_info *mode) in vga_set_mode() argument
199 force_x = mode->x; in vga_set_mode()
200 force_y = mode->y; in vga_set_mode()
202 switch (mode->mode) { in vga_set_mode()
Dvideo-vesa.c36 u16 mode; in vesa_probe() local
56 while ((mode = rdfs16(mode_ptr)) != 0xffff) { in vesa_probe()
62 if (mode & ~0x1ff) in vesa_probe()
68 ireg.cx = mode; in vesa_probe()
79 mi->mode = mode + VIDEO_FIRST_VESA; in vesa_probe()
94 mi->mode = mode + VIDEO_FIRST_VESA; in vesa_probe()
106 static int vesa_set_mode(struct mode_info *mode) in vesa_set_mode() argument
110 u16 vesa_mode = mode->mode - VIDEO_FIRST_VESA; in vesa_set_mode()
148 force_x = mode->x; in vesa_set_mode()
149 force_y = mode->y; in vesa_set_mode()
/arch/mips/include/asm/octeon/
Dcvmx-spi.h49 int (*reset_cb) (int interface, cvmx_spi_mode_t mode);
52 int (*calendar_setup_cb) (int interface, cvmx_spi_mode_t mode,
56 int (*clock_detect_cb) (int interface, cvmx_spi_mode_t mode,
60 int (*training_cb) (int interface, cvmx_spi_mode_t mode, int timeout);
63 int (*calendar_sync_cb) (int interface, cvmx_spi_mode_t mode,
67 int (*interface_up_cb) (int interface, cvmx_spi_mode_t mode);
97 extern int cvmx_spi_start_interface(int interface, cvmx_spi_mode_t mode,
113 extern int cvmx_spi_restart_interface(int interface, cvmx_spi_mode_t mode,
183 extern int cvmx_spi_reset_cb(int interface, cvmx_spi_mode_t mode);
200 extern int cvmx_spi_calendar_setup_cb(int interface, cvmx_spi_mode_t mode,
[all …]
/arch/arm64/kvm/
Dregmap.c115 unsigned long mode = *vcpu_cpsr(vcpu) & COMPAT_PSR_MODE_MASK; in vcpu_reg32() local
117 switch (mode) { in vcpu_reg32()
119 mode &= ~PSR_MODE32_BIT; /* 0 ... 3 */ in vcpu_reg32()
123 mode = 4; in vcpu_reg32()
127 mode = 5; in vcpu_reg32()
131 mode = 0; /* SYS maps to USR */ in vcpu_reg32()
138 return reg_array + vcpu_reg_offsets[mode][reg_num]; in vcpu_reg32()
146 unsigned long mode = *vcpu_cpsr(vcpu) & COMPAT_PSR_MODE_MASK; in vcpu_spsr32() local
147 switch (mode) { in vcpu_spsr32()
149 mode = KVM_SPSR_SVC; in vcpu_spsr32()
[all …]
/arch/s390/numa/
Dnuma.c40 static const struct numa_mode *mode = &numa_mode_plain; variable
44 return mode->__pfn_to_nid ? mode->__pfn_to_nid(pfn) : 0; in numa_pfn_to_nid()
49 if (mode->update_cpu_topology) in numa_update_cpu_topology()
50 mode->update_cpu_topology(); in numa_update_cpu_topology()
55 return mode->distance ? mode->distance(a, b) : 0; in __node_distance()
92 align = mode->align ? mode->align() : ULONG_MAX; in numa_setup_memory()
136 pr_info("NUMA mode: %s\n", mode->name); in numa_setup()
140 if (mode->setup) in numa_setup()
141 mode->setup(); in numa_setup()
171 mode = &numa_mode_plain; in parse_numa()
[all …]
/arch/arm/mach-tegra/
Dpm.c171 static void tegra_pm_set(enum tegra_suspend_mode mode) in tegra_pm_set() argument
188 tegra_pmc_enter_suspend_mode(mode); in tegra_pm_set()
205 enum tegra_suspend_mode mode) in tegra_pm_validate_suspend_mode() argument
210 if (mode > TEGRA_SUSPEND_LP1) in tegra_pm_validate_suspend_mode()
213 return mode; in tegra_pm_validate_suspend_mode()
319 enum tegra_suspend_mode mode = tegra_pmc_get_suspend_mode(); in tegra_suspend_enter() local
321 if (WARN_ON(mode < TEGRA_SUSPEND_NONE || in tegra_suspend_enter()
322 mode >= TEGRA_MAX_SUSPEND_MODE)) in tegra_suspend_enter()
325 pr_info("Entering suspend state %s\n", lp_state[mode]); in tegra_suspend_enter()
327 tegra_pm_set(mode); in tegra_suspend_enter()
[all …]
/arch/blackfin/lib/
Dgcclib.h10 typedef unsigned int UQItype __attribute__ ((mode(QI)));
11 typedef int SItype __attribute__ ((mode(SI)));
12 typedef unsigned int USItype __attribute__ ((mode(SI)));
13 typedef int DItype __attribute__ ((mode(DI)));
14 typedef int word_type __attribute__ ((mode(__word__)));
15 typedef unsigned int UDItype __attribute__ ((mode(DI)));
/arch/x86/kvm/
Dpage_track.c56 static inline bool page_track_mode_is_valid(enum kvm_page_track_mode mode) in page_track_mode_is_valid() argument
58 if (mode < 0 || mode >= KVM_PAGE_TRACK_MAX) in page_track_mode_is_valid()
65 enum kvm_page_track_mode mode, short count) in update_gfn_track() argument
71 val = slot->arch.gfn_track[mode][index]; in update_gfn_track()
76 slot->arch.gfn_track[mode][index] += count; in update_gfn_track()
93 enum kvm_page_track_mode mode) in kvm_slot_page_track_add_page() argument
96 if (WARN_ON(!page_track_mode_is_valid(mode))) in kvm_slot_page_track_add_page()
99 update_gfn_track(slot, gfn, mode, 1); in kvm_slot_page_track_add_page()
107 if (mode == KVM_PAGE_TRACK_WRITE) in kvm_slot_page_track_add_page()
128 enum kvm_page_track_mode mode) in kvm_slot_page_track_remove_page() argument
[all …]
Dirq.h83 int mode = kvm->arch.irqchip_mode; in pic_in_kernel() local
87 return mode == KVM_IRQCHIP_KERNEL; in pic_in_kernel()
92 int mode = kvm->arch.irqchip_mode; in irqchip_split() local
96 return mode == KVM_IRQCHIP_SPLIT; in irqchip_split()
101 int mode = kvm->arch.irqchip_mode; in irqchip_kernel() local
105 return mode == KVM_IRQCHIP_KERNEL; in irqchip_kernel()
110 int mode = kvm->arch.irqchip_mode; in irqchip_in_kernel() local
114 return mode != KVM_IRQCHIP_NONE; in irqchip_in_kernel()
/arch/arm/mach-ks8695/
Dirq.c69 unsigned long ctrl, mode; in ks8695_irq_set_type() local
76 mode = IOPC_TM_HIGH; in ks8695_irq_set_type()
80 mode = IOPC_TM_LOW; in ks8695_irq_set_type()
84 mode = IOPC_TM_RISING; in ks8695_irq_set_type()
87 mode = IOPC_TM_FALLING; in ks8695_irq_set_type()
90 mode = IOPC_TM_EDGE; in ks8695_irq_set_type()
99 ctrl |= IOPC_IOEINT0_MODE(mode); in ks8695_irq_set_type()
103 ctrl |= IOPC_IOEINT1_MODE(mode); in ks8695_irq_set_type()
107 ctrl |= IOPC_IOEINT2_MODE(mode); in ks8695_irq_set_type()
111 ctrl |= IOPC_IOEINT3_MODE(mode); in ks8695_irq_set_type()
/arch/x86/kernel/
Dsysfb_simplefb.c32 struct simplefb_platform_data *mode) in parse_mode() argument
53 mode->format = f->name; in parse_mode()
54 mode->width = si->lfb_width; in parse_mode()
55 mode->height = si->lfb_height; in parse_mode()
56 mode->stride = si->lfb_linelength; in parse_mode()
65 const struct simplefb_platform_data *mode) in create_simplefb() argument
96 length = mode->height * mode->stride; in create_simplefb()
113 &res, 1, mode, sizeof(*mode)); in create_simplefb()
/arch/mips/cavium-octeon/executive/
Dcvmx-interrupt-rsl.c78 union cvmx_gmxx_inf_mode mode; in __cvmx_interrupt_gmxx_enable() local
83 mode.u64 = cvmx_read_csr(CVMX_GMXX_INF_MODE(interface)); in __cvmx_interrupt_gmxx_enable()
86 if (mode.s.en) { in __cvmx_interrupt_gmxx_enable()
87 switch (mode.cn56xx.mode) { in __cvmx_interrupt_gmxx_enable()
102 if (mode.s.en) { in __cvmx_interrupt_gmxx_enable()
110 if (mode.s.type) in __cvmx_interrupt_gmxx_enable()
120 if (mode.s.type) in __cvmx_interrupt_gmxx_enable()
/arch/mips/include/asm/mach-au1x00/
Dau1xxx_ide.h171 #define SBC_IDE_TIMING(mode) \ argument
172 (SBC_IDE_##mode##_TWCS | \
173 SBC_IDE_##mode##_TCSH | \
174 SBC_IDE_##mode##_TCSOFF | \
175 SBC_IDE_##mode##_TWP | \
176 SBC_IDE_##mode##_TCSW | \
177 SBC_IDE_##mode##_TPM | \
178 SBC_IDE_##mode##_TA)
Dau1000_dma.h114 unsigned int mode; member
234 u32 mode; in init_dma() local
244 mode = chan->mode | (chan->dev_id << DMA_DID_BIT); in init_dma()
246 mode |= DMA_IE; in init_dma()
248 __raw_writel(~mode, chan->io + DMA_MODE_CLEAR); in init_dma()
249 __raw_writel(mode, chan->io + DMA_MODE_SET); in init_dma()
255 static inline void set_dma_mode(unsigned int dmanr, unsigned int mode) in set_dma_mode() argument
266 mode &= (DMA_BE | DMA_DR | DMA_TS8 | DMA_DW_MASK | DMA_NC); in set_dma_mode()
267 chan->mode &= ~(DMA_BE | DMA_DR | DMA_TS8 | DMA_DW_MASK | DMA_NC); in set_dma_mode()
268 chan->mode |= mode; in set_dma_mode()
[all …]
/arch/mips/lasat/
Dsysctl.c168 .mode = 0444,
175 .mode = 0444,
182 .mode = 0444,
189 .mode = 0644,
197 .mode = 0644,
204 .mode = 0644,
213 .mode = 0600,
220 .mode = 0644,
228 .mode = 0644,
236 .mode = 0444,
[all …]
/arch/arm/kernel/
Disa.c28 .mode = 0444,
34 .mode = 0444,
40 .mode = 0444,
50 .mode = 0555,
58 .mode = 0555,
/arch/mips/kernel/
Dirq_txx9.c63 unsigned char mode; member
108 if (unlikely(TXx9_IRCR_EDGE(txx9irq[irq_nr].mode))) in txx9_irq_mask_ack()
118 int mode; in txx9_irq_set_type() local
123 case IRQF_TRIGGER_RISING: mode = TXx9_IRCR_UP; break; in txx9_irq_set_type()
124 case IRQF_TRIGGER_FALLING: mode = TXx9_IRCR_DOWN; break; in txx9_irq_set_type()
125 case IRQF_TRIGGER_HIGH: mode = TXx9_IRCR_HIGH; break; in txx9_irq_set_type()
126 case IRQF_TRIGGER_LOW: mode = TXx9_IRCR_LOW; break; in txx9_irq_set_type()
134 cr |= (mode & 0x3) << ofs; in txx9_irq_set_type()
136 txx9irq[irq_nr].mode = mode; in txx9_irq_set_type()
156 txx9irq[i].mode = TXx9_IRCR_LOW; in txx9_irq_init()
/arch/x86/entry/vdso/
Dvclock_gettime.c103 static notrace u64 vread_pvclock(int *mode) in vread_pvclock() argument
136 *mode = VCLOCK_NONE; in vread_pvclock()
153 static notrace u64 vread_hvclock(int *mode) in vread_hvclock() argument
162 *mode = VCLOCK_NONE; in vread_hvclock()
187 notrace static inline u64 vgetsns(int *mode) in vgetsns() argument
204 cycles = vread_pvclock(mode); in vgetsns()
210 cycles = vread_hvclock(mode); in vgetsns()
224 int mode; in do_realtime() local
228 mode = gtod->vclock_mode; in do_realtime()
231 ns += vgetsns(&mode); in do_realtime()
[all …]
/arch/arm/boot/dts/
Dkirkwood-net5big.dts93 mode-addr = <5>;
94 mode-val = <NETXBIG_LED_OFF 0
103 mode-addr = <5>;
104 mode-val = <NETXBIG_LED_OFF 0
112 mode-addr = <6>;
113 mode-val = <NETXBIG_LED_OFF 0
122 mode-addr = <6>;
123 mode-val = <NETXBIG_LED_OFF 0
131 mode-addr = <7>;
132 mode-val = <NETXBIG_LED_OFF 0
[all …]
/arch/mips/txx9/generic/
Dirq_tx4939.c50 unsigned char mode; member
95 if (TXx9_IRCR_EDGE(tx4939irq[irq_nr].mode)) { in tx4939_irq_mask_ack()
110 int mode; in tx4939_irq_set_type() local
116 mode = TXx9_IRCR_UP; in tx4939_irq_set_type()
119 mode = TXx9_IRCR_DOWN; in tx4939_irq_set_type()
122 mode = TXx9_IRCR_HIGH; in tx4939_irq_set_type()
125 mode = TXx9_IRCR_LOW; in tx4939_irq_set_type()
140 cr |= (mode & 0x3) << ofs; in tx4939_irq_set_type()
142 tx4939irq[irq_nr].mode = mode; in tx4939_irq_set_type()
178 tx4939irq[i].mode = TXx9_IRCR_LOW; in tx4939_irq_init()
/arch/mips/include/asm/
Dfpu.h60 static inline int __enable_fpu(enum fpu_mode mode) in __enable_fpu() argument
64 switch (mode) { in __enable_fpu()
93 fr = (int)mode & FPU_FR_MASK; in __enable_fpu()
126 enum fpu_mode mode; in __own_fpu() local
130 mode = FPU_HYBRID; in __own_fpu()
132 mode = !test_thread_flag(TIF_32BIT_FPREGS); in __own_fpu()
134 ret = __enable_fpu(mode); in __own_fpu()
139 if (mode == FPU_64BIT || mode == FPU_HYBRID) in __own_fpu()
/arch/m68k/include/asm/
Ddma.h170 static __inline__ void set_dma_mode(unsigned int dmanr, char mode) in set_dma_mode() argument
177 printk("set_dma_mode(dmanr=%d,mode=%d)\n", dmanr, mode); in set_dma_mode()
192 ((mode & DMA_MODE_SINGLE_BIT) ? MCFDMA_DCR_SAA : 0) | in set_dma_mode()
194 ((mode & DMA_MODE_WRITE_BIT) ? MCFDMA_DCR_S_RW : 0) | in set_dma_mode()
196 ((mode & DMA_MODE_WRITE_BIT) ? MCFDMA_DCR_SINC : MCFDMA_DCR_DINC) | in set_dma_mode()
198 ((mode & DMA_MODE_WORD_BIT) ? MCFDMA_DCR_SSIZE_WORD : in set_dma_mode()
199 ((mode & DMA_MODE_LONG_BIT) ? MCFDMA_DCR_SSIZE_LONG : in set_dma_mode()
201 ((mode & DMA_MODE_WORD_BIT) ? MCFDMA_DCR_DSIZE_WORD : in set_dma_mode()
202 ((mode & DMA_MODE_LONG_BIT) ? MCFDMA_DCR_DSIZE_LONG : in set_dma_mode()
361 static __inline__ void set_dma_mode(unsigned int dmanr, char mode) in set_dma_mode() argument
[all …]
/arch/alpha/include/asm/
Dfloppy.h22 #define fd_set_dma_mode(mode) set_dma_mode(FLOPPY_DMA,mode) argument
36 #define fd_dma_setup(addr,size,mode,io) alpha_fd_dma_setup(addr,size,mode,io) argument
39 alpha_fd_dma_setup(char *addr, unsigned long size, int mode, int io) in alpha_fd_dma_setup() argument
47 dir = (mode != DMA_MODE_READ) ? PCI_DMA_FROMDEVICE : PCI_DMA_TODEVICE; in alpha_fd_dma_setup()
66 fd_set_dma_mode(mode); in alpha_fd_dma_setup()

12345678910>>...57