Home
last modified time | relevance | path

Searched refs:r21 (Results 1 – 25 of 111) sorted by relevance

12345

/arch/sh/kernel/
Dhead_64.S189 movi MMUIR_FIRST, r21
192 putcfg r21, 0, ZERO /* Clear MMUIR[n].PTEH.V */
193 addi r21, MMUIR_STEP, r21
194 bne r21, r22, tr1
198 movi MMUDR_FIRST, r21
201 putcfg r21, 0, ZERO /* Clear MMUDR[n].PTEH.V */
202 addi r21, MMUDR_STEP, r21
203 bne r21, r22, tr1
206 movi MMUIR_FIRST, r21
209 putcfg r21, 1, r22 /* Set MMUIR[0].PTEL */
[all …]
/arch/sh/boot/compressed/
Dhead_64.S65 movi ITLB_FIXED, r21
67 1: putcfg r21, 0, r63 /* Clear MMUIR[n].PTEH.V */
68 addi r21, TLB_STEP, r21
69 bne r21, r22, tr1
73 movi DTLB_FIXED, r21
75 1: putcfg r21, 0, r63 /* Clear MMUDR[n].PTEH.V */
76 addi r21, TLB_STEP, r21
77 bne r21, r22, tr1
80 movi ITLB_FIXED, r21
82 putcfg r21, 1, r22 /* Set MMUIR[0].PTEL */
[all …]
/arch/sh/lib64/
Dsdivsi3.S19 shari r25, 58, r21 /* extract 5(6) bit index (s2.4 with hole -1..1) */
21 ldx.ub r20, r21, r19 /* u0.8 */
23 shlli r21, 1, r21
25 ldx.w r20, r21, r21 /* s2.14 */
28 sub r21, r19, r19 /* some 11 bit inverse in s1.14 */
29 muls.l r19, r19, r21 /* u0.28 */
32 muls.l r25, r21, r18 /* s2.58 */
46 xor r21, r0, r21 /* You could also use the constant 1 << 27. */
47 add r21, r25, r21
48 sub r21, r19, r21
[all …]
Dudivdi3.S10 movi 0xffffffffffffbaf1,r21 /* .l shift count 17. */
11 sub r21,r5,r1
36 mshalds.l r1,r21,r1
43 shlri r2,22,r21
44 mulu.l r21,r1,r21
47 shlrd r21,r0,r21
48 mulu.l r21,r3,r5
49 add r8,r21,r8
50 mcmpgt.l r21,r63,r21 // See Note 1
52 mshfhi.l r63,r21,r21
[all …]
Dudivsi3.S17 sub r20,r25,r21
18 mmulfx.w r21,r21,r19
19 mshflo.w r21,r63,r21
24 msub.w r21,r19,r19
31 addi r19,-2,r21
32 mulu.l r4,r21,r18
34 shlli r21,15,r21
37 mmacnfx.wl r25,r19,r21
41 mulu.l r25,r21,r19
50 mulu.l r25,r21,r19
Dstrcpy.S36 sub r3, r2, r21
37 addi r21, 8, r20
38 ldx.q r0, r21, r5
88 ldx.q r0, r21, r5
/arch/ia64/lib/
Dflush.S30 mov r21=1
37 shl r21=r21,r20 // r21: stride size of the i-cache(s)
53 add r24=r21,r24 // we flush "stride size" bytes per iteration
83 mov r21=1
91 shl r21=r21,r20 // r21: stride size of the i-cache(s)
109 add r24=r21,r24 // we flush "stride size" bytes per iteration
Dip_fast_csum.S45 (p7) ld4 r21=[r15],8
52 add r20=r20,r21
101 ld4 r21=[in1],4
111 add r16=r20,r21
Dmemcpy_mck.S43 #define src_pre_l2 r21
175 and r21=-8,tmp
181 add src0=src0,r21 // setting up src pointer
182 add dst0=dst0,r21 // setting up dest pointer
297 shr.u r21=in2,7 // this much cache line
302 cmp.lt p7,p8=1,r21
303 add cnt=-1,r21
365 (p6) or r21=r28,r27
395 EX(.ex_handler, (p6) st8 [dst1]=r21,8) // more than 8 byte to copy
515 shrp r21=r22,r38,shift; /* speculative work */ \
[all …]
/arch/parisc/kernel/
Dpacache.S82 LDREG ITLB_SID_STRIDE(%r1), %r21
95 add %r21, %r20, %r20 /* increment space */
118 add %r21, %r20, %r20 /* increment space */
125 LDREG DTLB_SID_STRIDE(%r1), %r21
138 add %r21, %r20, %r20 /* increment space */
161 add %r21, %r20, %r20 /* increment space */
452 ldd 16(%r25), %r21
459 std %r21, 16(%r26)
462 ldd 48(%r25), %r21
469 std %r21, 48(%r26)
[all …]
Dsyscall.S131 depdi 0, 31, 32, %r21
182 STREG %r21, TASK_PT_GR21(%r1)
209 stw %r21, -56(%r30) /* 6th argument */
345 LDREG TASK_PT_GR21(%r1), %r21
350 stw %r21, -56(%r30) /* 6th argument */
487 LDREGX %r20(%sr2,r28), %r21 /* Scratch use of r21 */
490 be,n 0(%sr2,%r21)
493 ldo -ENOSYS(%r0),%r21 /* set errno */
586 mfctl %cr27, %r21 /* Get current thread register */
587 cmpb,<>,n %r21, %r28, cas_lock /* Called recursive? */
[all …]
Dsys_parisc32.c20 int r22, int r21, int r20) in sys32_unimplemented() argument
/arch/tile/kernel/
Dintvec_64.S630 push_reg r21, r52
662 PTREGS_PTR(r21, PTREGS_OFFSET_FLAGS)
674 st r21, r32
693 IRQ_DISABLE(r20, r21)
701 moveli r21, hw2_last(__per_cpu_offset)
704 shl16insli r21, r21, hw1(__per_cpu_offset)
707 shl16insli r21, r21, hw0(__per_cpu_offset)
708 shl3add r20, r20, r21
727 moveli r21, hw2_last(intvec_feedback)
728 shl16insli r21, r21, hw1(intvec_feedback)
[all …]
Dintvec_32.S430 push_reg r21, r52
456 moveli r21, lo16(__per_cpu_offset)
459 auli r21, r21, ha16(__per_cpu_offset)
462 s2a r20, r20, r21
478 PTREGS_PTR(r21, PTREGS_OFFSET_FLAGS)
490 sw r21, r32
550 IRQ_DISABLE(r20, r21)
822 IRQ_DISABLE(r20,r21)
858 IRQ_DISABLE(r20, r21)
866 GET_THREAD_INFO(r21)
[all …]
/arch/tile/lib/
Datomic_asm_32.S136 tns r21, ATOMIC_LOCK_REG_NAME
140 bzt r21, 1b /* branch if lock acquired */
154 tns r21, ATOMIC_LOCK_REG_NAME
158 bzt r21, 1b /* branch if lock acquired */
/arch/ia64/kernel/
Divt.S123 shl r21=r16,3 // shift bit 60 into sign bit
126 shr.u r22=r21,3
146 (p6) shr.u r21=r21,PGDIR_SHIFT+PAGE_SHIFT
147 (p7) shr.u r21=r21,PGDIR_SHIFT+PAGE_SHIFT-3
151 cmp.eq p7,p6=0,r21 // unused address bits all zeroes?
177 dep r21=r19,r20,3,(PAGE_SHIFT-3) // r21=pte_offset(pmd,addr)
179 (p7) ld8 r18=[r21] // read *pte
226 ld8 r25=[r21] // read *pte again
344 MOV_FROM_IPSR(p0, r21)
359 extr.u r23=r21,IA64_PSR_CPL0_BIT,2 // extract psr.cpl
[all …]
Dfsys.S202 add r21 = IA64_CLKSRC_MMIO_OFFSET,r20
219 ld8 r30 = [r21] // clocksource->mmio_ptr
282 mov r21 = r8
301 (p14) shr.u r21 = r2, 4
304 EX(.fail_efault, st8 [r23] = r21)
402 mov r21=ar.fpsr
521 ld8 r21=[r17] // cumulated utime
528 add r21=r21,r18 // sum utime
531 st8 [r17]=r21 // update utime
Dentry.S181 adds r21=IA64_TASK_THREAD_KSP_OFFSET,in0
195 ld8 sp=[r21] // load kernel stack pointer of new task
289 mov r21=b0
303 st8 [r14]=r21,SW(B1)-SW(B0) // save b0
310 mov r21=ar.lc // I-unit
320 st8 [r15]=r21 // save ar.lc
348 mov r21=pr
351 st8 [r3]=r21 // save predicate registers
380 ld8 r21=[r2],16 // restore b0
415 mov b0=r21
[all …]
/arch/microblaze/lib/
Duaccess_old.S110 4: lwi r21, r6, 0x000C + offset; \
118 12: swi r21, r5, 0x000C + offset; \
198 swi r21, r1, 20
221 lwi r21, r1, 20
241 lwi r21, r1, 20
/arch/alpha/include/uapi/asm/
Dptrace.h32 unsigned long r21; member
/arch/arc/include/asm/
Dunwind.h38 unsigned long r21; member
97 PTREGS_INFO(r21), \
/arch/arc/include/uapi/asm/
Dptrace.h45 unsigned long r25, r24, r23, r22, r21, r20; member
/arch/hexagon/include/uapi/asm/
Duser.h35 unsigned long r21; member
/arch/microblaze/kernel/
Dprocess.c41 regs->r21, regs->r22, regs->r23, regs->r24); in show_regs()
117 childregs->r21 = childregs->r10; in copy_thread()
/arch/parisc/include/asm/
Dasmregs.h39 arg5: .reg r21
67 r21: .reg %r21

12345