Home
last modified time | relevance | path

Searched refs:ser (Results 1 – 9 of 9) sorted by relevance

/arch/cris/arch-v32/kernel/
Ddebugport.c150 REG_WR (ser, p->instance, rw_tr_baud_div, tr_baud_div); in start_port()
151 REG_WR (ser, p->instance, rw_rec_baud_div, rec_baud_div); in start_port()
152 REG_WR (ser, p->instance, rw_tr_dma_en, tr_dma_en); in start_port()
153 REG_WR (ser, p->instance, rw_tr_ctrl, tr_ctrl); in start_port()
154 REG_WR (ser, p->instance, rw_rec_ctrl, rec_ctrl); in start_port()
165 stat = REG_RD(ser, kgdb_port->instance, rs_stat_din); in getDebugChar()
170 REG_WR(ser, kgdb_port->instance, rw_ack_intr, ack_intr); in getDebugChar()
180 stat = REG_RD(ser, kgdb_port->instance, r_stat_din); in putDebugChar()
182 REG_WR_INT(ser, kgdb_port->instance, rw_dout, val); in putDebugChar()
191 stat = REG_RD(ser, port->instance, r_stat_din); in early_putch()
[all …]
Dkgdb.c1534 ser_intr_mask = REG_RD(ser, regi_ser0, rw_intr_mask); in kgdb_init()
1536 REG_WR(ser, regi_ser0, rw_intr_mask, ser_intr_mask); in kgdb_init()
1546 ser_intr_mask = REG_RD(ser, regi_ser1, rw_intr_mask); in kgdb_init()
1548 REG_WR(ser, regi_ser1, rw_intr_mask, ser_intr_mask); in kgdb_init()
1558 ser_intr_mask = REG_RD(ser, regi_ser2, rw_intr_mask); in kgdb_init()
1560 REG_WR(ser, regi_ser2, rw_intr_mask, ser_intr_mask); in kgdb_init()
1570 ser_intr_mask = REG_RD(ser, regi_ser3, rw_intr_mask); in kgdb_init()
1572 REG_WR(ser, regi_ser3, rw_intr_mask, ser_intr_mask); in kgdb_init()
/arch/mips/boot/dts/brcm/
Dbcm6358-neufbox4-sercomm.dts7 compatible = "sfr,nb4-ser", "brcm,bcm6358";
27 label = "nb4-ser:white:alarm";
32 label = "nb4-ser:white:tv";
37 label = "nb4-ser:white:tel";
42 label = "nb4-ser:white:adsl";
Dbcm6362-neufbox6-sercomm.dts7 compatible = "sfr,nb6-ser", "brcm,bcm6362";
/arch/cris/boot/compressed/
Dmisc.c135 rs = REG_RD(ser, regi_ser, rs_stat_din); in serout()
139 REG_WR(ser, regi_ser, rw_dout, dout); in serout()
244 xoff = REG_RD(ser, regi_ser, rw_xoff); in serial_setup()
249 REG_WR(ser, regi_ser, rw_xoff, xoff); in serial_setup()
252 tr_ctrl = REG_RD(ser, regi_ser, rw_tr_ctrl); in serial_setup()
253 rec_ctrl = REG_RD(ser, regi_ser, rw_rec_ctrl); in serial_setup()
254 tr_baud = REG_RD(ser, regi_ser, rw_tr_baud_div); in serial_setup()
255 rec_baud = REG_RD(ser, regi_ser, rw_rec_baud_div); in serial_setup()
271 REG_WR(ser, regi_ser, rw_tr_ctrl, tr_ctrl); in serial_setup()
272 REG_WR(ser, regi_ser, rw_tr_baud_div, tr_baud); in serial_setup()
[all …]
/arch/x86/kernel/cpu/mcheck/
Dmce-severity.c34 enum ser { SER_REQUIRED = 1, NO_SER = 2 }; enum
43 unsigned char ser; member
53 #define SER .ser = SER_REQUIRED
54 #define NOSER .ser = NO_SER
311 if (s->ser == SER_REQUIRED && !mca_cfg.ser) in mce_severity_intel()
313 if (s->ser == NO_SER && mca_cfg.ser) in mce_severity_intel()
361 struct severity *ser = data; in s_show() local
362 seq_printf(f, "%d\t%s\n", ser->covered, ser->msg); in s_show()
Dmce.c639 if (mca_cfg.ser && (m->status & MCI_STATUS_MISCV)) { in mce_read_aux()
722 if (!mca_cfg.ser) { in machine_check_poll()
1273 if (!(m.status & (cfg->ser ? MCI_STATUS_S : MCI_STATUS_UC)) && in do_machine_check()
1543 mca_cfg.ser = true; in __mcheck_cpu_cap_init()
/arch/cris/include/arch-v32/arch/hwregs/
DMakefile62 REGDESC += $(BASEDIR)/io/ser/rtl/ser_regs.r
136 ser_defs.h: $(BASEDIR)/io/ser/rtl/ser_regs.r
/arch/x86/include/asm/
Dmce.h147 bool ser; member