Home
last modified time | relevance | path

Searched refs:set_io_port_base (Results 1 – 25 of 39) sorted by relevance

12

/arch/mips/paravirt/
Dsetup.c46 set_io_port_base(KSEG1ADDR(0x1e000000)); in prom_init()
48 set_io_port_base(PHYS_TO_XKSEG_UNCACHED(0x1e000000)); in prom_init()
/arch/mips/mti-malta/
Dmalta-init.c197 set_io_port_base(MALTA_GT_PORT_BASE); in prom_init()
224 set_io_port_base(MALTA_BONITO_PORT_BASE); in prom_init()
270 set_io_port_base(MALTA_MSC_PORT_BASE); in prom_init()
/arch/mips/vr41xx/ibm-workpad/
Dsetup.c33 set_io_port_base(WORKPAD_IO_PORT_BASE); in ibm_workpad_setup()
/arch/mips/vr41xx/casio-e55/
Dsetup.c33 set_io_port_base(E55_IO_PORT_BASE); in casio_e55_setup()
/arch/mips/pnx833x/common/
Dsetup.c54 set_io_port_base(KSEG1); in plat_mem_setup()
/arch/mips/loongson64/common/
Dinit.c43 set_io_port_base((unsigned long) in prom_init()
/arch/mips/sgi-ip22/
Dip22-setup.c54 set_io_port_base((unsigned long)ioremap(0x00080000, in plat_mem_setup()
/arch/mips/rb532/
Dsetup.c50 set_io_port_base(KSEG1); in plat_mem_setup()
/arch/mips/alchemy/common/
Dsetup.c68 set_io_port_base(0); in plat_mem_setup()
/arch/mips/ar7/
Dsetup.c98 set_io_port_base(io_base); in plat_mem_setup()
/arch/mips/cobalt/
Dsetup.c83 set_io_port_base(CKSEG1ADDR(GT_DEF_PCI0_IO_BASE)); in plat_mem_setup()
/arch/mips/lantiq/
Dprom.c81 set_io_port_base((unsigned long) KSEG1); in plat_mem_setup()
/arch/mips/emma/markeins/
Dsetup.c102 set_io_port_base(KSEG1ADDR(EMMA2RH_PCI_IO_BASE)); in plat_mem_setup()
/arch/mips/ralink/
Dof.c71 set_io_port_base(KSEG1); in plat_mem_setup()
/arch/mips/lasat/
Dprom.c109 set_io_port_base(KSEG1); in prom_init()
/arch/mips/sgi-ip32/
Dcrime.c31 set_io_port_base((unsigned long) ioremap(MACEPCI_LOW_IO, 0x2000000)); in crime_init()
/arch/mips/bcm63xx/
Dsetup.c155 set_io_port_base(0); in plat_mem_setup()
/arch/mips/bmips/
Dsetup.c163 set_io_port_base(0); in plat_mem_setup()
/arch/mips/jazz/
Dsetup.c65 set_io_port_base(JAZZ_PORT_BASE); in plat_mem_setup()
/arch/mips/txx9/jmr3927/
Dsetup.c70 set_io_port_base(JMR3927_PORT_BASE + JMR3927_PCIIO); in jmr3927_mem_setup()
/arch/mips/sni/
Dsetup.c115 set_io_port_base(SNI_PORT_BASE); in plat_mem_setup()
/arch/mips/sgi-ip27/
Dip27-init.c220 set_io_port_base(IO_BASE); in plat_mem_setup()
/arch/mips/pci/
Dpci-bcm1480.c256 set_io_port_base(bcm1480_controller.io_map_base); in bcm1480_pcibios_init()
Dpci-sb1250.c259 set_io_port_base((unsigned long)io_map_base); in sb1250_pcibios_init()
/arch/mips/ath79/
Dsetup.c201 set_io_port_base(KSEG1); in plat_mem_setup()

12