Home
last modified time | relevance | path

Searched refs:CG_CLKPIN_CNTL_2 (Results 1 – 8 of 8) sorted by relevance

/drivers/gpu/drm/amd/amdgpu/
Dsi.c1211 tmp = RREG32(CG_CLKPIN_CNTL_2); in si_get_xclk()
1883 orig = data = RREG32(CG_CLKPIN_CNTL_2); in si_program_aspm()
1886 WREG32(CG_CLKPIN_CNTL_2, data); in si_program_aspm()
Dvi.c334 if (REG_GET_FIELD(tmp, CG_CLKPIN_CNTL_2, MUX_TCLK_TO_XCLK)) in vi_get_xclk()
Dsid.h164 #define CG_CLKPIN_CNTL_2 0x199 macro
/drivers/gpu/drm/radeon/
Dsid.h162 #define CG_CLKPIN_CNTL_2 0x664 macro
Dcikd.h285 #define CG_CLKPIN_CNTL_2 0xC05001A4 macro
Dsi.c1344 tmp = RREG32(CG_CLKPIN_CNTL_2); in si_get_xclk()
7406 orig = data = RREG32(CG_CLKPIN_CNTL_2); in si_program_aspm()
7409 WREG32(CG_CLKPIN_CNTL_2, data); in si_program_aspm()
Dcik.c9758 orig = data = RREG32_SMC(CG_CLKPIN_CNTL_2); in cik_program_aspm()
9761 WREG32_SMC(CG_CLKPIN_CNTL_2, data); in cik_program_aspm()
/drivers/gpu/drm/amd/powerplay/hwmgr/
Dsmu7_hwmgr.c837 …tmp = PHM_READ_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, CG_CLKPIN_CNTL_2, MUX_TCLK_TO_… in smu7_get_xclk()