Searched refs:GEN6_VEBSYNC (Results 1 – 2 of 2) sorted by relevance
2061 [VECS_HW] = { .wait_mbox = MI_SEMAPHORE_SYNC_BVE, .mbox_reg = GEN6_VEBSYNC }, in intel_ring_init_semaphores()
2306 #define GEN6_VEBSYNC (RING_SYNC_0(VEBOX_RING_BASE)) macro