Home
last modified time | relevance | path

Searched refs:GEN7_ERR_INT (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/i915/
Dintel_fifo_underrun.c141 uint32_t err_int = I915_READ(GEN7_ERR_INT); in ivybridge_check_fifo_underruns()
148 I915_WRITE(GEN7_ERR_INT, ERR_INT_FIFO_UNDERRUN(pipe)); in ivybridge_check_fifo_underruns()
149 POSTING_READ(GEN7_ERR_INT); in ivybridge_check_fifo_underruns()
161 I915_WRITE(GEN7_ERR_INT, ERR_INT_FIFO_UNDERRUN(pipe)); in ivybridge_set_fifo_underrun_reporting()
171 I915_READ(GEN7_ERR_INT) & ERR_INT_FIFO_UNDERRUN(pipe)) { in ivybridge_set_fifo_underrun_reporting()
Di915_irq.c2107 u32 err_int = I915_READ(GEN7_ERR_INT); in ivb_err_int_handler()
2125 I915_WRITE(GEN7_ERR_INT, err_int); in ivb_err_int_handler()
2987 I915_WRITE(GEN7_ERR_INT, 0xffffffff); in ironlake_irq_reset()
Di915_gpu_error.c1586 error->err_int = I915_READ(GEN7_ERR_INT); in i915_capture_reg_state()
Di915_reg.h2443 #define GEN7_ERR_INT _MMIO(0x44040) macro
/drivers/gpu/drm/i915/gvt/
Dhandlers.c2274 MMIO_DH(GEN7_ERR_INT, D_ALL, NULL, NULL); in init_generic_mmio_info()