Home
last modified time | relevance | path

Searched refs:PSB_RVDC32 (Results 1 – 7 of 7) sorted by relevance

/drivers/gpu/drm/gma500/
Doaktrail_device.c198 regs->psb.saveDSPARB = PSB_RVDC32(DSPARB); in oaktrail_save_display_registers()
199 regs->psb.saveDSPFW1 = PSB_RVDC32(DSPFW1); in oaktrail_save_display_registers()
200 regs->psb.saveDSPFW2 = PSB_RVDC32(DSPFW2); in oaktrail_save_display_registers()
201 regs->psb.saveDSPFW3 = PSB_RVDC32(DSPFW3); in oaktrail_save_display_registers()
202 regs->psb.saveDSPFW4 = PSB_RVDC32(DSPFW4); in oaktrail_save_display_registers()
203 regs->psb.saveDSPFW5 = PSB_RVDC32(DSPFW5); in oaktrail_save_display_registers()
204 regs->psb.saveDSPFW6 = PSB_RVDC32(DSPFW6); in oaktrail_save_display_registers()
205 regs->psb.saveCHICKENBIT = PSB_RVDC32(DSPCHICKENBIT); in oaktrail_save_display_registers()
208 p->conf = PSB_RVDC32(PIPEACONF); in oaktrail_save_display_registers()
209 p->src = PSB_RVDC32(PIPEASRC); in oaktrail_save_display_registers()
[all …]
Dmdfld_device.c197 pipe->dpll = PSB_RVDC32(map->dpll); in mdfld_save_display_registers()
198 pipe->fp0 = PSB_RVDC32(map->fp0); in mdfld_save_display_registers()
199 pipe->conf = PSB_RVDC32(map->conf); in mdfld_save_display_registers()
200 pipe->htotal = PSB_RVDC32(map->htotal); in mdfld_save_display_registers()
201 pipe->hblank = PSB_RVDC32(map->hblank); in mdfld_save_display_registers()
202 pipe->hsync = PSB_RVDC32(map->hsync); in mdfld_save_display_registers()
203 pipe->vtotal = PSB_RVDC32(map->vtotal); in mdfld_save_display_registers()
204 pipe->vblank = PSB_RVDC32(map->vblank); in mdfld_save_display_registers()
205 pipe->vsync = PSB_RVDC32(map->vsync); in mdfld_save_display_registers()
206 pipe->src = PSB_RVDC32(map->src); in mdfld_save_display_registers()
[all …]
Doaktrail_hdmi.c760 hdmi_dev->saveDPLL_CTRL = PSB_RVDC32(DPLL_CTRL); in oaktrail_hdmi_save()
761 hdmi_dev->saveDPLL_DIV_CTRL = PSB_RVDC32(DPLL_DIV_CTRL); in oaktrail_hdmi_save()
762 hdmi_dev->saveDPLL_ADJUST = PSB_RVDC32(DPLL_ADJUST); in oaktrail_hdmi_save()
763 hdmi_dev->saveDPLL_UPDATE = PSB_RVDC32(DPLL_UPDATE); in oaktrail_hdmi_save()
764 hdmi_dev->saveDPLL_CLK_ENABLE = PSB_RVDC32(DPLL_CLK_ENABLE); in oaktrail_hdmi_save()
767 pipeb->conf = PSB_RVDC32(PIPEBCONF); in oaktrail_hdmi_save()
768 pipeb->src = PSB_RVDC32(PIPEBSRC); in oaktrail_hdmi_save()
769 pipeb->htotal = PSB_RVDC32(HTOTAL_B); in oaktrail_hdmi_save()
770 pipeb->hblank = PSB_RVDC32(HBLANK_B); in oaktrail_hdmi_save()
771 pipeb->hsync = PSB_RVDC32(HSYNC_B); in oaktrail_hdmi_save()
[all …]
Dpsb_irq.c93 u32 writeVal = PSB_RVDC32(reg); in psb_enable_pipestat()
96 (void) PSB_RVDC32(reg); in psb_enable_pipestat()
109 u32 writeVal = PSB_RVDC32(reg); in psb_disable_pipestat()
112 (void) PSB_RVDC32(reg); in psb_disable_pipestat()
160 pipe_stat_val = PSB_RVDC32(pipe_stat_reg); in mid_pipe_event_handler()
169 PSB_WVDC32(PSB_RVDC32(pipe_stat_reg), pipe_stat_reg); in mid_pipe_event_handler()
170 pipe_clear = PSB_RVDC32(pipe_stat_reg) & pipe_status; in mid_pipe_event_handler()
179 __func__, pipe, PSB_RVDC32(pipe_stat_reg)); in mid_pipe_event_handler()
265 vdc_stat = PSB_RVDC32(PSB_INT_IDENTITY_R); in psb_irq_handler()
303 (void) PSB_RVDC32(PSB_INT_IDENTITY_R); in psb_irq_handler()
[all …]
Dpsb_device.c188 regs->saveDSPARB = PSB_RVDC32(DSPARB); in psb_save_display_registers()
189 regs->saveDSPFW1 = PSB_RVDC32(DSPFW1); in psb_save_display_registers()
190 regs->saveDSPFW2 = PSB_RVDC32(DSPFW2); in psb_save_display_registers()
191 regs->saveDSPFW3 = PSB_RVDC32(DSPFW3); in psb_save_display_registers()
192 regs->saveDSPFW4 = PSB_RVDC32(DSPFW4); in psb_save_display_registers()
193 regs->saveDSPFW5 = PSB_RVDC32(DSPFW5); in psb_save_display_registers()
194 regs->saveDSPFW6 = PSB_RVDC32(DSPFW6); in psb_save_display_registers()
195 regs->saveCHICKENBIT = PSB_RVDC32(DSPCHICKENBIT); in psb_save_display_registers()
Dgtt.c411 (void) PSB_RVDC32(PSB_PGETBL_CTL); in psb_gtt_takedown()
442 dev_priv->pge_ctl = PSB_RVDC32(PSB_PGETBL_CTL); in psb_gtt_init()
444 (void) PSB_RVDC32(PSB_PGETBL_CTL); in psb_gtt_init()
Dpsb_drv.h900 #define PSB_RVDC32(_offs) ioread32(dev_priv->vdc_reg + (_offs)) macro