/drivers/staging/vt6655/ |
D | channel.c | 25 { .bitrate = 10, .hw_value = RATE_1M }, 216 RFbSetPower(priv, RATE_1M, priv->byCurrentCh); in set_channel() 228 RFbSetPower(priv, RATE_1M, priv->byCurrentCh); in set_channel()
|
D | card.c | 623 while (ui > RATE_1M) { in CARDwGetCCKControlRate() 629 return (unsigned short)RATE_1M; in CARDwGetCCKControlRate() 692 CARDwGetCCKControlRate(priv, RATE_1M), in CARDvSetRSPINF() 806 unsigned char byTopOFDM = RATE_24M, byTopCCK = RATE_1M; in CARDvUpdateBasicTopRate() 823 if (ii == RATE_1M) in CARDvUpdateBasicTopRate()
|
D | dpc.c | 66 for (r = RATE_1M; r < MAX_RATE; r++) { in vnt_rx_data()
|
D | device.h | 48 #define RATE_1M 0 macro
|
D | baseband.c | 1790 case RATE_1M: in vnt_get_phy_field()
|
D | device_main.c | 223 priv->wCurrentRate = RATE_1M; in device_init_registers() 225 priv->byTopCCKBasicRate = RATE_1M; in device_init_registers() 1300 priv->wCurrentRate = RATE_1M; in vnt_config()
|
D | rf.c | 784 case RATE_1M: in RFbSetPower()
|
/drivers/staging/vt6656/ |
D | card.c | 102 while (ui > RATE_1M) { in vnt_get_cck_rate() 108 return RATE_1M; in vnt_get_cck_rate() 269 vnt_get_phy_field(priv, 14, vnt_get_cck_rate(priv, RATE_1M), in vnt_set_rspinf() 424 u8 top_ofdm = RATE_24M, top_cck = RATE_1M; in vnt_update_top_rates() 442 if (i == RATE_1M) in vnt_update_top_rates()
|
D | device.h | 50 #define RATE_1M 0 macro 65 #define VNT_B_RATES (BIT(RATE_1M) | BIT(RATE_2M) |\
|
D | dpc.c | 98 for (r = RATE_1M; r < MAX_RATE; r++) { in vnt_rx_data()
|
D | channel.c | 39 { .bitrate = 10, .hw_value = RATE_1M },
|
D | rf.c | 628 case RATE_1M: in vnt_rf_setpower()
|
D | main_usb.c | 185 priv->top_cck_basic_rate = RATE_1M; in vnt_init_registers() 659 priv->current_rate = RATE_1M; in vnt_config()
|
D | baseband.c | 210 case RATE_1M: in vnt_get_phy_field()
|
D | rxtx.c | 1043 current_rate = RATE_1M; in vnt_beacon_xmit()
|
/drivers/staging/rtl8188eu/include/ |
D | hal_com.h | 55 #define RATE_1M BIT(0) macro
|
/drivers/staging/rtl8188eu/hal/ |
D | hal_com.c | 141 *rate_cfg |= RATE_1M; in HalSetBrateCfg()
|
/drivers/net/wireless/realtek/rtlwifi/rtl8192de/ |
D | reg.h | 439 #define RATE_1M BIT(0) macro
|
/drivers/staging/rtl8723bs/include/ |
D | hal_com_reg.h | 684 #define RATE_1M BIT(0) macro
|
/drivers/staging/rtlwifi/rtl8822be/ |
D | reg.h | 166 #define RATE_1M BIT(0) macro
|
/drivers/staging/rtl8723bs/hal/ |
D | hal_com.c | 720 *pBrateCfg |= RATE_1M; in HalSetBrateCfg()
|
/drivers/net/wireless/realtek/rtlwifi/rtl8723ae/ |
D | reg.h | 418 #define RATE_1M BIT(0) macro
|
/drivers/net/wireless/realtek/rtlwifi/rtl8192ee/ |
D | reg.h | 480 #define RATE_1M BIT(0) macro
|
/drivers/net/wireless/realtek/rtlwifi/rtl8188ee/ |
D | reg.h | 468 #define RATE_1M BIT(0) macro
|
/drivers/net/wireless/realtek/rtlwifi/rtl8192ce/ |
D | reg.h | 433 #define RATE_1M BIT(0) macro
|